Statistical static timing analysis for circuit aging prediction

doi:10.19682/j.cnki.1005-8885.2021.1002

中国邮电高校学报(英文) ›› 2021, Vol. 28 ›› Issue (2): 14-23.doi: 10.19682/j.cnki.1005-8885.2021.1002

• Electronic • 上一篇下一篇

Statistical static timing analysis for circuit aging prediction

Duan Shengyu, Zhai Dongyao, Lu Yue

1. Shanghai Engineering Research Center of Intelligent Computing System, Shanghai University, Shanghai 200444, China
2. State Key Laboratory of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing 100190, China
3. School of Electronics and Computer Science, University of Southampton, Southampton, UK

收稿日期:2020-09-01 修回日期:2020-12-08 出版日期:2021-04-30 发布日期:2021-04-30
通讯作者: Lu Yue E-mail:yl15e13@ecs.soton.ac.uk

Statistical static timing analysis for circuit aging prediction

Duan Shengyu, Zhai Dongyao, Lu Yue

1. Shanghai Engineering Research Center of Intelligent Computing System, Shanghai University, Shanghai 200444, China
2. State Key Laboratory of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing 100190, China
3. School of Electronics and Computer Science, University of Southampton, Southampton, UK

Received:2020-09-01 Revised:2020-12-08 Online:2021-04-30 Published:2021-04-30
Contact: Lu Yue E-mail:yl15e13@ecs.soton.ac.uk

摘要/Abstract

摘要： Complementary metal oxide semiconductor ( CMOS) aging mechanisms including bias temperature instability
( BTI) pose growing concerns about circuit reliability. BTI results in threshold voltage increases on CMOS
transistors, causing delay shifts and timing violations on logic circuits. The amount of degradation is dependent on
the circuit workload, which increases the challenge for accurate BTI aging prediction at the design time. In this
paper, a BTI prediction method for logic circuits based on statistical static timing analysis (SSTA) is proposed,
especially considering the correlation between circuit workload and BTI degradation. It consists of a training phase,
to discover the relationship between circuit scale and the required workload samples, and a prediction phase, to
present the degradations under different workloads in Gaussian probability distributions. This method can predict
the distribution of degradations with negligible errors, and identify 50% more BTI-critical paths in an affordable
time, compared with conventional methods.

关键词: bias temperature instability (BTI), reliability, prediction, statistical static timing analysis (SSTA)

Abstract: Complementary metal oxide semiconductor ( CMOS) aging mechanisms including bias temperature instability
( BTI) pose growing concerns about circuit reliability. BTI results in threshold voltage increases on CMOS
transistors, causing delay shifts and timing violations on logic circuits. The amount of degradation is dependent on
the circuit workload, which increases the challenge for accurate BTI aging prediction at the design time. In this
paper, a BTI prediction method for logic circuits based on statistical static timing analysis (SSTA) is proposed,
especially considering the correlation between circuit workload and BTI degradation. It consists of a training phase,
to discover the relationship between circuit scale and the required workload samples, and a prediction phase, to
present the degradations under different workloads in Gaussian probability distributions. This method can predict
the distribution of degradations with negligible errors, and identify 50% more BTI-critical paths in an affordable
time, compared with conventional methods.

Key words: bias temperature instability (BTI), reliability, prediction, statistical static timing analysis (SSTA)

中图分类号:

TN47

Duan Shengyu, Zhai Dongyao, Lu Yue. Statistical static timing analysis for circuit aging prediction [J]. The Journal of China Universities of Posts and Telecommunications, 2021, 28(2): 14-23.

参考文献

1. Oates A S. Will reliability limit Moore's law?. Proceedings of the 2014 IEEE International Electron Devices Meeting (IEDM'14), 2014, Dec 15-17, San Francisco, CA, USA. Piscataway, NJ, USA: IEEE, 2014.

2. Kim J J, Linder B P, Rao R M, et al. Reliability monitoring ring oscillator structures for isolated/combined NBTI and PBTI measurement in high-k metal gate technologies. Proceedings of the 2011 IEEE International Reliability Physics Symposium (IRPS'11), 2011, Apr 10-14, Monterey, CA, USA. Piscataway, NJ, USA: IEEE, 2011: 2B.4.1-2B.4.4 .

3. Ebrahimi M, Oboril F, Kiamehr S, et al. Aging-aware logic synthesis. Proceedings of the 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD'13), 2013, Nov 18-21, San Jose, CA, USA. Piscataway, NJ, USA: IEEE, 2013: 61-68.

4. Duan S, Zwolinski M, Halak B. Lifetime reliability-aware digital synthesis. IEEE Trans on Very Large Scale Integration (VLSI) Systems, 2018, 26(11): 2205-2216.

5. Abbas H M, Zwolinski M, Halak B. Aging mitigation techniques for microprocessors using antiaging software. Halak B (ed). Ageing of Integrated Circuits. Cham, Germany: Springer, 2019: 67-89.

6. Heron O, Sandionigi C, Piriou E, et al. Workload-dependent BTI analysis in a processor core at high level. Proceedings of the 2015 IEEE International Reliability Physics Symposium (IRPS'15), 2015, Apr 19-23, Monterey, CA, USA. Piscataway, NJ, USA: IEEE, 2015: CA.6.1-CA.6.6.

7. Campos-Cruz A, Tlelo-Cuautle E, Espinosa-Flores-Verdad G. Review: Advances in BTI modeling for the design of reliable ICs. Proceedings of the 13th International Conference on Electrical Engineering, Computing Science and Automatic Control (CCE'16), 2016, Sept 26-30, Mexico City, Mexico. Piscataway, NJ, USA: IEEE, 2016: 1-4.

8. Wang W P, Wei Z L, Yang S Q, et al. An efficient method to identify critical gates under circuit aging. Proceedings of the 2007 IEEE/ACM International Conference on Computer-Aided Design (ICCAD'07), 2007, Nov 4-8, San Jose, CA, USA. Piscataway, NJ, USA: IEEE, 2007: 73-740.

9. Luo H, Wang Y, He K, et al. A novel gate-level NBTI delay degradation model with stacking effect. Integrated Circuit and System Design: Proceedings of the 17th International Workshop on Integrated Circuit and System Design: Power and Timing Modeling, Optimization and Simulation (PATMOS'07), 2007, Sept 3-5, Gothenburg, Sweden. LNCS 4644. Berlin, Germany: Springer, 2007: 160-170.

10. Wang W P, Yang S Q, Bhardwaj S, et al. The impact of NBTI effect on combinational circuit: Modeling, simulation, and analysis. IEEE Trans on Very Large Scale Integration (VLSI) Systems, 2010, 18(2): 173-183.

11. Schlunder C, Aresu G, Georgakos G, et al. HCI vs. BTI?--neither one's out. Proceedings of the 2012 IEEE International Reliability Physics Symposium (IRPS'12), 2012, Apr 15-19, Anaheim, CA, USA. Piscataway, NJ, USA: IEEE, 2012: 2F.4.1-2F.4.6.

12. Denais M, Huard V, Parthasarathy C, et al. Interface trap generation and hole trapping under NBTI and PBTI in advanced CMOS technology with a 2-nm gate oxide. IEEE Trans on Device and Materials Reliability, 2004, 4(4): 715-722.

13. HSPICE users manual: Simulation and analysis. Mountain View, CA, USA: Synopsys Inc, 2010.

14. Kiamehr S, Firouzi F, Tahoori M B. Aging-aware timing analysis considering combined effects of NBTI and PBTI. Proceedings of the 14th International Symposium on Quality Electronic Design (ISQED’13), 2013, Mar 4-6, Santa Clara, CA, USA. Piscataway, NJ, USA: IEEE, 2013: 53-59.

15. Wu K C, Marculescu D. Joint logic restructuring and pin reordering against NBTI-induced performance degradation. Proceedings of the 2009 Design, Automation & Test in Europe Conference & Exhibition (DATE’09), 2009, Apr 20-24, Nice, France. Piscataway, NJ, USA: IEEE, 2009: 75-80.

16. Bradley R C. Central limit theorems under weak dependence. Journal of Multivariate Analysis, 1981, 11(1): 1-16.

17. Bryan D. The ISCAS'85 benchmark circuits and netlist format. Proceedings of the 1985 IEEE International Symposium on Circuits and Systems (ISCAS’85), 1985, Jun 5-7, Kyoto Japan. Piscataway, NJ, USA: IEEE, 1985.

18. Amarù L, Gaillardon P, De Micheli G. The EPFL combinational benchmark suite. Proceedings of the 24th International Workshop on Logic & Synthesis (IWLS’15), 2015, Jun 12-13, Montréal, Canada. 2015: 1-5.

[1]	邢冀鹏;邹雪城;郭旭. Ultra-low power S-Boxes architecture for AES[J]. Acta Metallurgica Sinica(English letters), 2008, 15(1): 112-117.
[2]	诸阅;戎蒙恬. High-performance, low-cost joint equalizer and trellis decoder for 1000BASE-T gigabit Ethernet transceive[J]. Acta Metallurgica Sinica(English letters), 2007, 14(2): 106-111.
[3]	FU Xian-cheng;ZOU Xue-cheng;LEI Jian-ming. Improved dithering algorithms and its circuit implementing for STN-LCD[J]. Acta Metallurgica Sinica(English letters), 2006, 13(4): 86-90.

Statistical static timing analysis for circuit aging prediction

Statistical static timing analysis for circuit aging prediction

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 3

编辑推荐

Metrics

本文评价