Improvement for low power high performance hybrid type CAM

doi:10.1016/S1005-8885(14)60319-8

中国邮电高校学报(英文) ›› 2014, Vol. 21 ›› Issue (4): 77-82.doi: 10.1016/S1005-8885(14)60319-8

Improvement for low power high performance hybrid type CAM

卢文娟¹,彭春雨¹,蔺智挺²,吴秀龙³,陈军宁¹

School of Electronics and Information Engineering, Anhui University, Hefei 230601, China

收稿日期:2013-08-20 修回日期:2014-05-21 出版日期:2014-08-31 发布日期:2014-08-30
通讯作者: 蔺智挺 E-mail:ztlin@ahu.edu.cn
基金资助:
国家科技重大专项课题;安徽省高校自然科学基金

Improvement for low power high performance hybrid type CAM

School of Electronics and Information Engineering, Anhui University, Hefei 230601, China

Received:2013-08-20 Revised:2014-05-21 Online:2014-08-31 Published:2014-08-30
Supported by:
the National Science and Technology major Project;the Natural Science Fund for Colleges and Universities in Anhui Province

摘要/Abstract

摘要： Based on the analysis of typical hybrid-type content addressable memory (CAM) structures, a hybrid-type CAM architecture with lower power consumption and higher stability was proposed. This design changes the connection of a N-type metal-oxide-semiconductor (NMOS) transistor in the control circuit, which greatly reduces the power consumption during comparison by making the match line simply discharge to the NMOS threshold voltage. A comparative study was made between conventional and the proposed hybrid-type CAM architecture by semiconductor manufacturing international corporation (SMIC) 65 nm complementary metal-oxide-semiconductor (CMOS) technology. Simulation shows that the power consumption of the proposed structure is reduced by 23%. Furthermore, the proposed design also adjusts the match line (ML) discharge path. In case that, the not and type (NAND-type) block is matched and the not or type (NOR-type) block is mismatched, the jitter voltage on the match line can be decreased largely.

关键词: CAM, NAND-type, NOR-type, hybrid-type CAM design, low power

Abstract: Based on the analysis of typical hybrid-type content addressable memory (CAM) structures, a hybrid-type CAM architecture with lower power consumption and higher stability was proposed. This design changes the connection of a N-type metal-oxide-semiconductor (NMOS) transistor in the control circuit, which greatly reduces the power consumption during comparison by making the match line simply discharge to the NMOS threshold voltage. A comparative study was made between conventional and the proposed hybrid-type CAM architecture by semiconductor manufacturing international corporation (SMIC) 65 nm complementary metal-oxide-semiconductor (CMOS) technology. Simulation shows that the power consumption of the proposed structure is reduced by 23%. Furthermore, the proposed design also adjusts the match line (ML) discharge path. In case that, the not and type (NAND-type) block is matched and the not or type (NOR-type) block is mismatched, the jitter voltage on the match line can be decreased largely.

Key words: CAM, NAND-type, NOR-type, hybrid-type CAM design, low power

中图分类号:

TP333

参考文献

1. Do A T, Chen S C, Kong Z H,et al. A high speed low power CAM with a parity bit and power-gated ML sensing. IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2013, 21(1): 151-156

2. Frontini L, Shojaii S, Stabile A, et al. A new XOR-based content addressable memory architecture. Proceedings of the 19th IEEE International Conference on Electronics, Circuits and Systems (ICECS’12), Dec 9-12, 2012, Seville Spain. Piscataway, NJ, USA: IEEE, 2012: 701-704

3. Pagiamtzis K, Sheikholeslami A. A low-power content-addressable memory (CAM) using pipelined hierarchical search scheme. IEEE Journal of Solid-State Circuits, 2004, 39(9): 1512-1519

4. Kim Y D, Ahn H S, Kim S, et al. A high-speed range-matching TCAM for storage-ef?cient packet classi?cation. IEEE Transactions on Circuits and Systems—I: Regular Papers, 2009, 56(6): 1221-1230

5. Yang B D, Lee Y K, Sung S W, et al. A low power content addressable memory using low swing search lines.IEEE Transactions on Circuits and Systems—I: Regular Papers, 2011, 58(12): 2849-2858

6. Pagiamtzis K, Sheikholeslami A. Content-addressable memory (CAM) circuits and architectures: A tutorial and survey. IEEE Journal of Solid-State Circuits, 2006, 41(3): 712-727

7. Ali S I, Islam M S. A high-speed and low-power ternary CAM design using match-line segmentation and feedback in sense amplifiers. Proceedings of the 13th International Conference on Computer and Information Technology (ICCIT’10), Dec 23-25, 2010, Dhaka, Bangladesh. Piscataway, NJ, USA: IEEE, 2010: 221-226

8. Ng K F. Novel low power CAM architecture. Thesis. Rochester, NY, USA: Rochester Institute of Technology, 2008

9. Chang Y J, Liao Y H. Hybrid-type CAM design for both power and performance efficiency. IEEE Transactions on Very Large Scale Integration Systems (TVLSI), 2008,16(8): 965-974

10. Chang Y J, Liao Y H, Ruan S J. Improve CAM power efficiency using decoupled match line scheme. Proceedings of the 2007 Design, Automation and Test in Europe Conference and Exhibition (DATE’07), Apr 16-20, 2007, Nice, France. Piscataway, NJ,USA: IEEE, 2007: 6p

11. Nagarjuna V, Kittur H M. Low power, low area and high performance hybrid type dynamic CAM design. Proceedings of the 2011 International Conference on Signal Processing, Communication, Computing and Networking Technologies (ICSCCN’11), Jul 21-22, 2011, Thuckalay, India. Piscataway, NJ, USA: IEEE, 2011: 430-435

Improvement for low power high performance hybrid type CAM

Improvement for low power high performance hybrid type CAM

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 0

编辑推荐

Metrics

本文评价