Design of a reconfigurable transcendental function generator

doi:10.1016/S1005-8885(17)60192-4

中国邮电高校学报(英文) ›› 2017, Vol. 24 ›› Issue (1): 96-102.doi: 10.1016/S1005-8885(17)60192-4

• Others • 上一篇

Design of a reconfigurable transcendental function generator

Jiang Lin, Lü Qing, Xie Xiaoyan, Shan Rui, Deng Junyong

1. School of Electronic Engineering, Xi’an University of Posts and Telecommunications
2. School of Computer Science and Technology, Xi’an University of Posts and Telecommunications

收稿日期:2016-09-18 修回日期:2016-12-21 出版日期:2017-02-28 发布日期:2017-02-28
通讯作者: Jiang Lin E-mail:jl@xupt.edu.cn
基金资助:
This work was supported by the National Natural Science Foundation of China (61272120, 61602377, 61634004), the Natural Science Foundation of Shaanxi Province of China (2015JM6326), Shaanxi Provincial Co-ordination Innovation Project of Science and Technology (2016KTZDGY02-04-02), and the Project of Education Department of Shaanxi Provincial Government (15JK1683).

Design of a reconfigurable transcendental function generator

Jiang Lin, Lü Qing, Xie Xiaoyan, Shan Rui, Deng Junyong

1. School of Electronic Engineering, Xi’an University of Posts and Telecommunications
2. School of Computer Science and Technology, Xi’an University of Posts and Telecommunications

Received:2016-09-18 Revised:2016-12-21 Online:2017-02-28 Published:2017-02-28
Supported by:
This work was supported by the National Natural Science Foundation of China (61272120, 61602377, 61634004), the Natural Science Foundation of Shaanxi Province of China (2015JM6326), Shaanxi Provincial Co-ordination Innovation Project of Science and Technology (2016KTZDGY02-04-02), and the Project of Education Department of Shaanxi Provincial Government (15JK1683).

摘要/Abstract

摘要： In order to take into account the computing efficiency and flexibility of calculating transcendental functions, this paper proposes one kind of reconfigurable transcendental function generator. The generator is of a reconfigurable array structure composed of 30 processing elements (PEs). The coordinate rotational digital computer (CORDIC) algorithm is implemented on this structure. Different functions, such as sine, cosine, inverse tangent, logarithmic, etc., can be calculated based on the structure by reconfiguring the functions of PEs. The functional simulation and field programmable gate array (FPGA) verification show that the proposed method obtains great flexibility with acceptable performance.

关键词: reconfigurable computing, reconfigurable transcendental function generator, CORDIC, array processor

Abstract: In order to take into account the computing efficiency and flexibility of calculating transcendental functions, this paper proposes one kind of reconfigurable transcendental function generator. The generator is of a reconfigurable array structure composed of 30 processing elements (PEs). The coordinate rotational digital computer (CORDIC) algorithm is implemented on this structure. Different functions, such as sine, cosine, inverse tangent, logarithmic, etc., can be calculated based on the structure by reconfiguring the functions of PEs. The functional simulation and field programmable gate array (FPGA) verification show that the proposed method obtains great flexibility with acceptable performance.

Key words: reconfigurable computing, reconfigurable transcendental function generator, CORDIC, array processor

中图分类号:

TP302

Jiang Lin, Lü Qing, Xie Xiaoyan, Shan Rui, Deng Junyong. Design of a reconfigurable transcendental function generator[J]. JOURNAL OF CHINA UNIVERSITIES OF POSTS AND TELECOM, 2017, 24(1): 96-102.

参考文献

1. Mou S M, Li Z G. FPGA-oriented evaluation algorithm for exponential and logarithm functions. Computer Engineering and Applications, 2011, 47(33): 59-61 (in Chinese)

2. Sidahoao N, Constantinides G A, Cheung P Y. Architectures for function evaluation on FPGAs. Proceedings of the 2003 International Symposium on Circuits and Systems (ISCAS′03), Vol 2, May 25-28, 2003, Bangkok, Thailand. Piscataway, NJ, USA: IEEE, 2003: 804-807

3. Muller J M. A few results on table-based methods. Developments in Reliable Computing. Amsterdam, Netherlands: Springer, 1999: 279-288

4. Nasayama S, Sasao T, Butler J T. Programmable numerical function generators based on quadratic approximation: architecture and synthesis method. Proceedings of the 21st Asia and South Pacific Conference on Design Automation (ASP-DAC’06), Jan 24-27, 2006, Macao, China. Piscataway, NJ, USA: IEEE, 2006: 6p

5. Yoshida K, Sakamoto T, Hase T. A 3D graphics library for 32-bit microprocessors for embedded systems. IEEE Transactions on Consumer Electronics, 1998, 44(3): 1107-1114

6. Mitchell J N. Computer multiplication and division using binary logarithms. IRE Transactions on Electronic Computers, 1962, 11(4): 512-517

7. Sangregory S L, Brothers C, Gallagher D, et al. A fast, low-power logarithm approximation with CMOS VLSI implementation. Proceedings of the 42nd Midwest Symposium on Circuits and Systems (MWSCAS’99): Vol 1, Aug 8-11, 1999, Las Cruces, NM, USA. Piscataway, NJ, USA: IEEE,1999: 388-391

8. Combet M, Van Z H, Verbeek L. Computation of the base two logarithm of binary numbers. IEEE Transactions on Electronic Computers, 1965, 14 (6): 863-867

9. Gokhale M, Graham P S. An introduction to reconfigurable computing. Reconfigurable Computing: Accelerating Computation with Field- Programmable Gate Arrays, Dordrecht, Netherlands: Springer, 2005: 1-10

10. Wu C S, Wu A Y, Lin C H. A high-performance/low-latency vector rotational CORDIC architecture based on extended elementary angle set and trellis-based searching schemes. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2003, 50(9): 589-601

11. Volder J E. The CORDIC trigonometric computing technique. IRE Transactions on Electronic Computers, 1959, 8(3): 330-334

12. Walther J S. A unified algorithm for elementary functions. Proceedings of the Spring Joint Computer Conference (AFIPS'71), May 18-20, 1971, Atlantic City, NJ, USA. Reston, VA, USA: American Federation of Information Processing Society (AFIPS), 1971: 379-385

13. Meher P K, Valls J, Juang T B, et al. 50 years of CORDIC: algorithms, architectures, and applications. IEEE Transactions on Circuits and Systems I :Regular Papers, 2009, 56(9): 1893-1907

14. Singh H, Lee M H, Lu G M, et al. MorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applications. IEEE Transactions on Computers, 2000, 49(5): 465-481

15. Goldstein S C, Schmit H, Budiu M, et al. PipeRench: a reconfigurable architecture and compiler. Computer, 2000, 33(4): 70-77

16. Xiao Y, Liu L B, Wei S J. Design and implementation of reconfigurable stream processor in multimedia applications. Proceedings of the 2008 International Conference on Communications, Circuits and Systems (ICCCAS’08), May 25-27, 2008, Xiamen, China. Piscataway, NJ, USA: IEEE, 2008: 1382-1386

17. Niu J F, Luo A, Liu L B, et al. Design of hardware verification platform for embedded reconfigurable SoC. Video Engineering, 2008, 32(2): 24-26

18. Shen X B, Liu Z X, Wang R. The unified model of computer architectures. Chinese Journal of Computers, 2007, 30(5): 729-736 (in Chinese)

19. Waeijen L, She D, Corporaal H, et al. A low-energy wide SIMD architecture with explicit data-path. Journal of Signal Processing Systems, 2015, 80(1): 65-86

20. Deng J Y, Li T, Jiang L, et al. Design and optimization for multiprocessor interactive GPU. The Journal of China Universities of Posts and Telecommunications, 2014, 21(3): 85-97

21. Dai Y J, Bi Z. CORDIC algorithm based on FPGA. Journal of Shanghai University, 2011, 15(4): 304-309

22. Adiono T, Timothy V, Ahmadi N, et al. CORDIC and Taylor based FPGA music synthesizer. Proceedings of the IEEE TENCON 2015 (IEEE Region 10 Conference), Nov 1-4, 2015, Macau, China. Piscataway, NJ, USA: IEEE, 2015: 6p

23. Hu Z Y, Zhao Y, Wang X A, et al. Theory and verification of operator design methodology. Science China: Information Sciences, 2012, 55(2): 480-490

24. Wang T, Chen Y R, He Y, et al. A real-time rate control scheme and hardware implementation for H.264/AVC encoders. Proceedings of the 5th International Congress on Image and Signal Processing (CISP’12), Oct 16-18, 2012, Chongqing, China. Piscataway, NJ, USA: IEEE, 2012: 5-9

Design of a reconfigurable transcendental function generator

Design of a reconfigurable transcendental function generator

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 1

编辑推荐

Metrics

本文评价