2. De Dormale G M, Quisquater J J. High-speed hardware implementations of elliptic curve cryptography: a survey. Journal of Systems Architecture, 2007, 53(4): 72-84
3. Rodr?guez-Henr?quez F, Saqib N A, D?az-Perez A. A fast parallel implementation of elliptic curve point multiplication over GF(2m). Microprocessors and Microsystems, 2004, 28(11): 329-339
4. Shu C, Gaj K, El-Ghazawi T. Low latency elliptic curve cryptography accelerators for NIST curves on binary fields. Proceedings of 2005 IEEE International Conference Field-Programmable Technology, Dec 11-14, 2005, Singapore.Piscataway, NJ, USA: IEEE, 2005: 309-310
5. Sakiyama K, Batina L, Preneel B, et al. Multicore curve-based cryptoprocessor with reconfigurable modular arithmetic logic units over GF(2^n). IEEE Transactions on Computers, 2007, 56(9): 1269-1282
6. Cheung R C C, Telle N J, Luk W, et al. Customizable elliptic curve cryptosystems. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2005, 13(9): 1048-1059
7. Sakiyama K, Batina L, Preneel B, et al. Superscalar coprocessor for high-speed curve-based cryptography. Proceedings of the 8th International Workshop Cryptographic Hardware and Embedded Systems (CHES ’06), Oct 10-13, 2006, Yokohama, Japan. LNCS 4249. Berlin, Germany: Springer-Verlag, 2006: 415–429
8. Sozzani F, Bertoni G, S Turcato, et al. A parallelized design for an elliptic curve cryptosystem coprocessor. Proceedings of the International Conference on Information Technology: Coding and Computing (ITCC’05): Vol 1, Apr 11-13, 2005, Las Vegas, NV, USA. Los Alamitos, CA, USA: IEEE Computer Society, 2005: 626-630
9. López J, Dahab R. Fast multiplication on elliptic curves over GF (2m) without precomputation. Proceedings of the 1st International Workshop on Cryptographic Hardware and Embedded Systems (CHES’99), Aug 12–13, 1999, Worcester, MA, USA.LNCS 1717.Berlin, Germany: Springer-Verlag, 1999: 316-327
10. Itoh T, Tsujii S. A fast algorithm for computing multiplicative inverses in GF(2m) using normal bases. Information and Computation, 1988, 78(3): 171-177
11. Song L L, Parhi K K. Low-energy digit-serial/parallel finite field multipliers. Journal of VLSI Digital Processing, 1998, 19(2): 149-166
12. Wu H P. Bit-parallel finite field multiplier and squarer using polynomial basis. IEEE Transactions on Computers, 2002, 51(7): 750-758 |