|
1.
HAILES P, XU L, MAUNDER R G, et al. A survey of FPGA-based LDPC decoders. IEEE
Communications Surveys and Tutorials, 2016, 18(2): 1098-1122.
2.
CHOE J W, LEE Y J. High-throughput non-binary LDPC decoder architecture using
parallel EMS algorithm. IEEE Journal of Solid-State Circuits, 2022, 57(10):
2969-2978.
3.
TARVER C, TONNEMACHER M, CHEN H, et al. GPU-based, LDPC decoding for 5G and
beyond. IEEE Open Journal of Circuits and Systems, 2021, 2: 278-290.
4.
DENNARD R H, GAENSSLEN F H, YU H N, et al. Design of ion-implanted MOSFET’s
with very small physical dimensions. IEEE Journal of Solid-State Circuits,
1974, 9(5): 256-268.
5.
HENNESSY J. A new golden age for computer architecture: Domain-specific
hardware/software co-design, enhanced security, open instruction sets, and
agile chip development. Proceedings of the 2018 ACM/IEEE 45th Annual International
Symposium on Computer Architecture (ISCA’18), 2018, Jun 1-6, Los Angeles, CA,
USA. Piscataway, NJ, USA: IEEE, 2018: 27-29.
6.
VAN BERKEL C H. Multi-core for mobile phones. Proceedings of the 2009 Design,
Automation & Test in Europe Conference & Exhibition, 2009, Apr 20-24,
Nice, France. Piscataway, NJ, USA: IEEE, 2009: 1260-1265.
7.
VERMA A, SHRESTHA R. Low computational-complexity SOMS-algorithm and
high-throughput decoder architecture for QC-LDPC codes. IEEE Transactions on
Vehicular Technology, 2023, 72(1): 66-80.
8.
CARRASCO R A, JOHNSTON M. Non binary error control coding for wireless
communication and data storage. New York, NY, USA: Wiley, 2008: 201-235.
9.
CHEN J H, FOSSORIER M P C. Density evolution for two improved BP-based decoding
algorithms of LDPC codes. IEEE Communications Letters, 2002, 6(5): 208-210.
10.
OH D, PARHI K K. Min-sum decoder architectures with reduced word length for
LDPC codes. IEEE Transactions on Circuits and Systems I: Regular Papers, 2010,
57(1): 105-115.
11.
LAM H M, LU S L, QIU H Z, et al. A high-efficiency segmented reconfigurable
cyclic shifter for 5G QC-LDPC decoder. IEEE Transactions on Circuits and
Systems I: Regular Papers, 2022, 69(1): 401-414.
12.
NADAL J, BAGHDADI A. Parallel and flexible 5G LDPC decoder architecture
targeting FPGA. IEEE Transactions on Very Large Scale Integration (VLSI)
Systems, 2021, 29(6): 1141-1151.
13.
BONCALO O, KOLUMBAN-ANTAL G, AMARICAI A, et al. Layered LDPC decoders with
efficient memory access scheduling and mapping and built-in support for
pipeline hazards mitigation. IEEE Transactions on Circuits and Systems I:
Regular Papers, 2019, 66(4): 1643-1656.
14.
CHEN J H, DHOLAKIA A, ELEFTHERIOU E, et al. Reduced-complexity decoding of LDPC
codes. IEEE Transactions on Communications, 2005, 53(8): 1288-1299.
15.
NADAL J, BAGHDADI A. FPGA based design and prototyping of efficient 5G QC-LDPC
channel decoding. Proceedings of the 2020 International Workshop on Rapid
System Prototyping (RSP’20), 2020, Sept 24-25, Hamburg, Germany. Piscataway,
NJ, USA: IEEE, 2020: 7p.
16.
GAUTSCHI M, SCHIAVONE P D, TRABER A, et al. Near-threshold RISC-V core with DSP
extensions for scalable IoT endpoint devices. IEEE Transactions on Very Large
Scale Integration (VLSI) Systems, 2017, 25(10): 2700-2713.
17.
GAROFALO A, TAGLIAVINI G, CONTI F, et al. XpulpNN: Enabling energy efficient
and flexible inference of quantized neural networks on RISC-V based IoT end
nodes. IEEE Transactions on Emerging Topics in Computing, 2021, 9(3):
1489-1505.
18.
JAIN V, GIRALDO S, DE ROOSE J, et al. TinyVers: A tiny versatile system-on-chip
with state-retentive eMRAM for ML inference at the extreme edge. IEEE Journal
of Solid-State Circuits, 2023, 58(8): 2360-2371.
19.
CHANG L B, ZHANG S B, DU H M, et al. A reconfigurable neural network processor
with Tile-Grained multicore pipeline for object detection on FPGA. IEEE
Transactions on Very Large Scale Integration (VLSI) Systems, 2021, 29(11):
1967-1980.
20.
BRYNJOLFSON I, ZILIC Z. Dynamic clock management for low power applications in
FPGAs. Proceedings of the IEEE 2000 Custom Integrated Circuits Conference,
2000, May 21-24, Orlando, FL, USA. Piscataway, NJ, USA: IEEE, 2000: 139-142.
21.
BELDACHI A F, NUNEZ-YANEZ J L. Run-time power and performance scaling in 28 nm
FPGAs. IET Computers & Digital Techniques, 2014, 8(4): 178-186.
22.
BELDACHI A F, NUNEZ-YANEZ J L. Accurate power control and monitoring in ZYNQ
boards. Proceedings of the 24th International Conference on Field Programmable
Logic and Applications (FPL’14), 2014, Sept 2-4, Munich, Germany. Piscataway,
NJ, USA: IEEE, 2014: 4p.
|
