|
1. LAU B L, LEE Y J, LEONG Y C, et al. Development of thermal test chip for GaN-on-Si device hotspot characterization. Proceedings of the 2012 Electronics Packaging Technology Conference, 2012, Dec 5-7, Singapore. Piscataway, NJ, USA: IEEE, 2012: 746-751.
2. ANDERSON T J, CHOWDHURY S, AKTAS O, et al. GaN power devices-current status and future directions. Electrochemical Society Interface, 2018, 27(4): 43-47.
3. LIN S X, WANG M J, SANG F, et al. A GaN HEMT structure allowing self-terminated, plasma-free etching for high-uniformity, high-mobility enhancement-mode devices. IEEE Electron Device Letters, 2016, 37(4): 377-380.
4. JI D, CHOWDHURY S. Design of 1.2 kV power switches with low RON Using GaN-based vertical JFET. IEEE Transactions on Electron Devices, 2015, 62(8): 2571-2578.
5. DORA Y, CHAKRABORTY A, MCCARTHY L, et al. High breakdown voltage achieved on AlGaN/GaN HEMTs with integrated slant field plates. IEEE Electron Device Letters, 2006, 27(9): 713-715.
6. LU B, PALACIOS T. High breakdown (> 1500 V) AlGaN/GaN HEMTs by substrate-transfer technology. IEEE Electron Device Letter, 2010, 31(9): 951-953.
7. MENEGHINI M, ROSSETTO I, DE SANTI C, et al. Reliability and failure analysis in power GaN-HEMTs: An overview. Proceedings of the 2017 IEEE International Reliability Physics Symposium (IRPS’17), 2017, Apr 2-6, Monterey, CA, USA. Piscataway, NJ, USA: IEEE, 2017: 3B-2.1-3B-2.8.
8. CHOWDHURY S, WONG M H, SWENSON B L, et al. CAVET on bulk GaN substrates achieved with MBE-regrown AlGaN/GaN layers to suppress dispersion. IEEE Electron Device Letters, 2012, 33(1): 41-43.
9. JI D, LAURENT M A, AGARWAL A, et al. Normally OFF trench CAVET with active Mg-doped GaN as current blocking layer. IEEE Transactions on Electron Devices, 2017, 64(3): 805-808.
10. JI D, AGARWAL A, LI H R, et al. 880 V/2.7 mΩ·cm2 MIS Gate trench CAVET on bulk GaN substrates. IEEE Electron Device Letters, 2018, 39(6): 863-865.
11. GUPTA C, CHAN S H, ENATSU Y, et al. OG-FET: An in-situ Oxide, GaN Interlayer-based vertical trench MOSFET. IEEE Electron Device Letters, 2016, 37(12): 1601-1604.
12. RUZZARIN M, BORGA M, ZANONI E, et al. Gate stability and robustness of in-situ oxide GaN interlayer based vertical trench MOSFETs (OG-FETs). Proceedings of the 2019 International Reliability Physics Symposium (IRPS’19), 2019, Mar 31-Apr 4, Monterey, CA, USA. Piscataway, NJ, USA: IEEE, 2019: 5p
13. ZHANG Y H, SUN M, PIEDRA D, et al. 1200 V GaN vertical fin power field-effect transistors. Proceedings of the 2017 IEEE International Electron Devices Meeting (IEDM’17), 2017, Dec 2-6, San Francisco, CA, USA. Piscataway, NJ, USA: IEEE, 2017: 9.2.1-9.2.4.
14. ZHANG Y H, SUN M, PEROZEK J, et al. Large-area 1.2-kV GaN vertical power FinFETs with a record switching figure of merit. IEEE Electron Device Letters, 2019, 40(1): 75-78.
15. WANG H Y, XIAO M, SHENG K, et al. Switching performance analysis of vertical GaN FinFETs: Impact of interfin designs. IEEE Journal of Emerging and Selected Topics in Power Electronics, 2021, 9(2): 2235-2246.
16. JI Y, ZHANG Z H, TAN S T, et al. Enhanced hole transport in InGaN/GaN multiple quantum well light-emitting diodes with a p-type doped quantum barrier. Optics Letters, 2013, 38(2): 202-204
17. HAYASHI K, OHTA H, TSUGE H, et al. Junction-barrier Schottky diodes fabricated with very thin highly Mg-doped P+-GaN(20 nm)/n-GaN layers grown on GaN substrates. Proceedings of the 2017 IEEE International Meeting for Future of Electron Devices, Kansai (IMFEDK’17), 2017, Jun 29-30, Kyoto, Japan. Piscataway, NJ, USA: IEEE, 2017: 50-51
|
