| 1. Masuoka F. Technology trend of flash-EEPROM-can flash-EEPROM overcome DRAM? 1992 Symposium on VLSl Technology Digest of Technical Papers, Jun 2-4, 1992, Seattle, WA, USA. Piscataway, NJ, USA: IEEE, 1992, 6-9
2. Lee S, Lee J Y, Park I H, et al. A 128 Gb 2 b/cell NAND flash memory in 14 nm technology with tprog=640 μs and 800 Mb/s I/O rate. Proceedings of the 2016 IEEE International Solid-State Circuits Conference (ISSCC’16), Jan 31-Feb 4, 2016, San Francisco, CA, USA. Piscataway, NJ, USA: IEEE, 2016: 138-139
3. Kang D K, Jeong W, Kim C, et al. 256 Gb 3 b/cell V-NAND flash memory with 48 stacked WL layers. Proceedings of the 2016 IEEE International Solid-State Circuits Conference (ISSCC’16), Jan 31-Feb 4, 2016, San Francisco, CA, USA. Piscataway, NJ, USA: IEEE, 2016: 130-132
4. Lee W S. Future memory technologies. Proceedings of the 9th International Conference on Solid-State and Integrated-Circuit Technology (ICSICT’10), Oct 20-23, 2008, Beijing, China. Piscataway, NJ, USA: IEEE, 2008: 4p
5. Aochi H. BiCS flash as a future 3D non-volatile memory technology for ultra high density storage devices. Proceedings of the 2009 IEEE International Memory Workshop (IMW’09), May 10-14, 2009, Monterey, CA, USA. Piscataway, NJ, USA: IEEE, 2009: 2p
6. Tehrani S, Pak J, Randolph M, et al. Advancement in charge-trap flash memory technology. Proceedings of the 5th IEEE International Memory Workshop (IMW’13), May 26-29, 2013, Monterey, CA, USA. Piscataway, NJ, USA: IEEE, 2013: 9-12
7. Parat K, Dennison C. A floating gate based 3D NAND technology with CMOS under array. Proceedings of the 2015 IEEE International Electron Devices Meeting (IEDM’15), Dec 7-9, 2015, Washington, DC, USA. Piscataway, NJ, USA: IEEE, 2015: 3.3.1-3.3.4
8. Larcher L, Padovani A, Pavan P, et al. Modeling NAND flash memories for IC design. IEEE Electron Device Letters, 2008, 29(10): 1152-1154
9. Kirisawa R, Aritome S, Nakayama R, et al. A NAND structured cell with a new programming technology for highly reliable 5 V-only flash EEPROM. Proceedings of the 1990 Symposium on VLSl Technology, Jun 4-7, 1990, Honolulu, HI, USA. Piscataway, NJ, USA: IEEE, 1990: 129-130
10. Bez R, Camerlenghi E, Modelli A, et al. Introduction to flash memory. Proceedings of the IEEE, 2003, 91(4): 489-502
11. Lee C H, Kang C, Sim J, et al. Charge trapping memory cell of TANOS (si-oxide-SiN-Al2O3-TaN) structure compatible to conventional NAND flash memory. Proceedings of the 21st IEEE Non-Volatile Semiconductor Memory Workshop, Feb 12-16, 2006, Monterey, CA, USA. Piscataway, NJ, USA: IEEE, 2006: 54-55
12. Masuoka F, Asano M, Iwahashi H, et al. A 256K flash EEPROM using triple polysilicon technology. Proceedings of the 1985 IEEE International Solid-State Circuits Conference, Feb 13-15, 1985, Coral Gables, FL, USA. Piscataway, NJ, USA: IEEE, 1985: 168-169
13. Tanakamaru S, Doi M, Takeuchi K, et al. Error-prediction analyses in 1X, 2X and 3X nm NAND flash memories for system-level reliability improvement of solid-state drives (SSDs). Proceedings of the 2013 IEEE International Reliability Physics Symposium (IRPS’13), Apr 14-18, 2013, Monterey, CA, USA. Piscataway, NJ, USA: IEEE, 2013: 3B.3.1-3B.3.6
14. Tanaka H, Kido M, Yahashi K, et al. Bit cost scalable technology with punch and plug process for ultra high density flash memory. Proceedings of the 2007 IEEE Symposium on VLSI Technology, Jun 12-14, 2007, Kyoto, Japan. Piscataway, NJ, USA: IEEE, 2007: 14-15
15. Katsumata R, Kito M, Fukuzumi Y, et al. Pipe-shaped BiCS flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices. Proceedings of the 2009 IEEE Symposium on VLSI Technology, Jun 16-18, 2009, Kyoto, Japan. Piscataway, NJ, USA: IEEE, 2009: 136-137
16. Jang J, Kim H S, Cho W, et al. Vertical cell array using TCAT (terabit cell array transistor) technology for ultrahigh density NAND flash memory. Proceedings of the 2009 IEEE Symposium on VLSI Technology, Jun 16-18, 2009, Kyoto, Japan. Piscataway, NJ, USA: IEEE, 2009: 192-193
17. Tanaka T, Helm M, Vali T, et al. A 768 Gb 3 b/cell 3D-floating-gate NAND flash memory. Proceedings of the 2016 IEEE International Solid-State Circuits Conference (ISSCC’16), Jan 31-Feb 4, 2016, San Francisco, CA, USA. Piscataway, NJ, USA: IEEE, 2016: 142-143
18. Seo M S, Lee B H, Park S K, et al. Novel concept of the three-dimensional vertical FG NAND flash memory using the separated-sidewall control gate. IEEE Transactions on Electron Devices, 2012, 59(8): 2078-2084
19. Whang S J, Lee K H, Shin D G, et al. Novel 3-dimensional dual control-gate with surrounding floating-gate (DC-SF) NAND flash cell for 1 Tb file storage application. Proceedings of the 2010 International Electron Devices Meeting (IEDM’10), Dec 6-8, 2010, San Francisco, CA, USA. Piscataway, NJ, USA: IEEE, 2010: 29.7.1-29.7.4
20. Jeong W, Im J W, Kim D H, et al. A 128 Gb 3 b/cell V-NAND flash memory with 1 Gb/s I/O rate. IEEE Journal of Solid-State Circuits, 2016, 51 (1): 204-212
21. Kim C, Cho J H, Jeong W, et al. A 512 Gb 3 b/cell 64-stacked WL 3D V-NAND flash memory. Proceedings of the 2017 IEEE International Solid-State Circuits Conference (ISSCC’17), Feb 5-9, 2017, San Francisco, CA, USA. Piscataway, NJ, USA: IEEE, 2017: 202-203
|
