1.    Sullivan G J, Ohm J R, Han W J, et al. Overview of the high efficiency video coding (HEVC) standard. IEEE Transactions on Circuits and Systems for Video Technology, 2012, 22(12):1649-1668

  2.    Qi H G, Huang Q M, Gao W. A low-cost very large scale integration architecture for multistandard inverse transform. IEEE Transactions on Circuits and Systems II: Express Briefs, 2010, 57(7): 551-555

  3.    Vianna H, Andersson V, Sanchez G, et al. Very high throughput FPGA design for vertical rotational transform of HEVC emergent video coding standard. Proceedings of the 2012 VIII Southern Conference on Programmable Logic (SPL’12), Mar 20-23, 2012, Bento Gonçalves, Spain. Piscataway, NJ, USA: IEEE, 2012: 5p

  4.    Chen W H, Smith C, Fralick S. A fast computational algorithm for the discrete cosine transform. IEEE Transactions on Communications, 1977, 25(9): 1004-1009

  5.    Burger W, Burge M J. The discrete cosine transform (DCT). Digital Image Processing. London, UK: Springer, 2016: 367-373

  6.    Budagavi M, Fuldseth A, Bjontegaard G, et al. Core transform design in the high efficiency video coding (HEVC) standard. IEEE Journal of Selected Topics in Signal Processing, 2013, 7(6): 1029-1041

  7.    Budagavi M, Sze V. Unified forward+inverse transform architecture for HEVC. Proceedings of the 19th IEEE International Conference on Image Processing (ICIP’12), Sept 30-Oct 3, 2012, Orlando, FL, USA. Piscataway, NJ, USA: IEEE, 2012: 209-212

  8.    Kim K, Ryoo K. High performance hardware architecture for multi-mode 1-D forward transform of HEVC. Proceedings of the 2nd IEEE Global Conference on Consumer Electronics (GCCE’13), Oct 1-4, 2013, Tokyo, Japan. Piscataway, NJ, USA: IEEE, 2013: 343-344

  9.    Tikekar M, Huang C T, Sze V, et al. Energy and area-efficient hardware implementation of HEVC inverse transform and dequantization. Proceedings of the 2014 IEEE International Conference on Image Processing (ICIP’14), Oct 27-30, 2014, Paris, France. Piscataway, NJ, USA: IEEE, 2014: 2100-2104

10.    Tessier R, Pocek K, Dehon A. Reconfigurable computing architectures. Proceedings of the IEEE, 2015, 103(3): 332-354

11.    Singh G. Reconfigurable computing a review of the technology and its architecture. Iosrjournals Org, 2013, 3(4): 8-14

12.    Insaurralde C. Reconfigurable computer architectures for dynamically adaptable avionics systems. IEEE Aerospace and Electronic Systems Magazine, 2015, 30(9): 46-53

13.    Amano H. A survey on dynamically reconfigurable processors. IEICE Transactions on Communications, 2006, 89-B(12): 3179-3187

14.    Li T, Xiao L Z, Huang H C, et al. PAAG: a polymorphic array architecture for graphics and image processing. Proceedings of the 5th International Symposium on Parallel Architectures, Algorithms and Programming (PAAP’12), Dec 17-20, 2012, Taipei, China. Piscataway, NJ, USA: IEEE, 2012: 242-249

15.    Jiang L, Lü Q, Xie X Y, et al. Design of a reconfigurable transcendental function generator. The Journal of China Universities of Posts and Telecommunications, 2017, 24(1): 96-102

16.    Fatollahi-Fard F. BEE4 hardware platform user manual, Revision A01, Firmware v0.3. BEEcube, 2011

17.    Wang K W, Chen J L, Cao W, et al. A reconfigurable multi-transform VLSI architecture supporting video codec design. IEEE Transactions on Circuits and Systems II: Express Briefs, 2011, 58(7): 432-436

18.    Qi H G, Huang Q M, Gao W. A low-cost very large scale integration architecture for multistandard inverse transform. IEEE Transactions on Circuits and Systems II: Express Briefs, 2010, 57(7): 551-555

19.    Chang C W, Hsu H F, Fan C P. High-efficiency multiple 4×4 and 8×8 inverse transform design with a cost-effective unified architecture for multistandard video decoders. Proceedings of the 2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS’14), Nov 17-20, 2014, Ishigaki, Japan. Piscataway, NJ, USA: IEEE, 2014: 507-510

20.    Kalali E, Ozcan E, Yalcinkaya O M, et al. A low energy HEVC Inverse DCT hardware. Proceedings of the IEEE 3rd International Conference on Consumer Electronics Berlin (ICCE-Berlin’13), Sept 9-11, 2013, Berlin, Germany. Piscataway, NJ, USA: IEEE, 2013: 123-124

21.    Abeydeera M, Karunaratne M, Karunaratne G, et al. 4K real-time HEVC decoder on an FPGA. IEEE Transactions on Circuits and Systems for Video Technology, 2016, 26(1): 236-249

22.    Atapattu S, Liyanage N, Menuka N, et al. Real time all intra HEVC HD encoder on FPGA. Proceedings of the IEEE 27th International Conference on Application-Specific Systems, Architectures and Processors (ASAP’16), Jul 6-8, 2016, London, UK. Piscataway, NJ, USA: IEEE, 2016: 191-195