Scalable connection-based flow control scheme for application-specific network-on-chip

doi:10.1016/S1005-8885(10)60127-6

中国邮电高校学报(英文) ›› 2011, Vol. 18 ›› Issue (6): 98-105.doi: 10.1016/S1005-8885(10)60127-6

Scalable connection-based flow control scheme for application-specific network-on-chip

林世俊¹,石江宏²,陈辉煌¹

School of Information Science and Technology, Xiamen University, Xiamen 361005, China

收稿日期:2011-04-15 修回日期:2011-09-26 出版日期:2011-12-31 发布日期:2011-12-30
通讯作者: 林世俊 E-mail: linsj@xmu.edu.cn
基金资助:
This work was supported by the Natural Science Foundation of Fujian Province of China (2011J01372), the High Technology Research and Development Program of Fujian Province of China (2010HZ0004-1, 2009HZ0003-1).

Scalable connection-based flow control scheme for application-specific network-on-chip

School of Information Science and Technology, Xiamen University, Xiamen 361005, China

Received:2011-04-15 Revised:2011-09-26 Online:2011-12-31 Published:2011-12-30
Contact: Shi-Jun LIN E-mail: linsj@xmu.edu.cn
Supported by:
This work was supported by the Natural Science Foundation of Fujian Province of China (2011J01372), the High Technology Research and Development Program of Fujian Province of China (2010HZ0004-1, 2009HZ0003-1).

摘要/Abstract

摘要：

In this paper, a scalable connection-based flow control scheme is proposed for application-specific network-on-chip (NoC). The proposed scheme exploits two distinctive characteristics of NoC, namely traffic predictability and abundant wire resource, to achieve significant performance enhancements. First, the burst injection data are regulated into constant data streams and a connection-based method is used to ensure that all links are not overloaded at any time. Consequently, the number of packets in the network is decreased, leading to a reduced congestion probability and improved communication performance. Second, a simple architecture of the central controller is proposed to guarantee that the proposed scheme has small area overhead and is scalable. Simulation results show that compared with traditional switch-to-switch (STS) flow control scheme and pre-allocation based flow control schemes, the proposed scheme greatly increases the throughput and cuts down the average latency with reasonable area and energy overhead.

关键词:

network-on-chip (NoC), system-on-chip (SoC), flow control

Abstract:

Key words:

network-on-chip (NoC), system-on-chip (SoC), flow control

参考文献

1. Pande P P, Grecu C, Ivanov A, et al. Design, synthesis, and test of networks on chips. IEEE Design & Test of Computers, 2005, 22(5): 404-413

2. Terry T Y. On-chip multiprocessor communication network design and analysis. Dissertation. Palo Alto, CA,USA: Stanford University, 2003

3. Ivanov A, Micheli G D. The network-on-chip paradigm in practice and research. IEEE Design & Test of Computers, 2005, 22(5): 399-403

4. Mehra R, Guerra L M, Rabaey J M. A partitioning scheme for optimizing interconnect power. IEEE Journal of Solid-State Circuits, 1997, 32(3): 433-443

5. Sylvester D, Keutzer K. A global wiring paradigm for deep submicron design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2000, 19(2): 242-252

6. Gupta R. On-chip networks. IEEE Design & Test of Computers, 2005, 22(5): 393-393

7. Kanishka L. On-chip communication: system-level architectures and design methodologies. Dissertation. San Diego, CA, USA: University of California, 2003

8. Benini L, Micheli G D. Networks on chips: a new SoC paradigm. Computer, 2002, 35(1): 70-78

9. Pande P P, Grecu C, Jones M, et al. Performance evaluation and design trade-offs for network-on-chip interconnect architectures. IEEE Transactions on Computers, 2005, 54(8): 1025-1040

10. Scheffer L. Methodologies and tools for pipelined on-chip interconnect. Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD’02), Sep 16-18, 2002, Freiburg, Germany. Piscataway, NJ, USA: IEEE, 2002: 152-157

11. Hu J, Marculescu R. Energy-and performance-aware mapping for regular noc architectures. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2005, 24(4): 551-562

12. Dally W, Towles B. Route packets, not wires: on-chip interconnection networks. Proceedings of the 38th Design Automation Conference (DAC’01), Jun 18-22, 2001, Las Vegas, NV, USA. Piscataway, NJ, USA: IEEE, 2001: 684-689

13. Jalabert A, Murali S, Benini L, et al. XpipesCompiler: a tool for instantiating application specific networks on chip. Proceedings of the Design, Automation and Test in Europe Conference (DATE’04), Feb 16-20, 2004, Paris, France. Piscataway, NJ, USA: IEEE, 2004: 884-889

14. Nilsson E, Millberg M, Oberg J, et al. Load distribution with the proximity congestion awareness in a network on chip. Proceedings of the Design, Automation and Test in Europe Conference (DATE’03), Mar 3-7, 2003, Munich, Germany. Piscataway, NJ, USA: IEEE, 2003: 1126-1127

15. Zeferino C A, Santo F G M E, Susin A A. Paris: a parameterizable interconnect switch for networks-on-chip. Proceedings of the 17th Symposium on Integrated Circuits and Systems Design (SBCCI’04), Sep 7-11, 2004, Pernambuco, Brazil. Piscataway, NJ, USA: IEEE, 2004: 204–209

16. Ogras U Y, Marculescu R. Analysis and optimization of prediction-based flow control in networks-on-chip. ACM Transactions on Design Automation of Electronic Systems, 2008, 13(1): 1-28

17. Shijun L, Li S, Haibo S, et al. Pre-allocation based flow control scheme for networks-on-chip. IEICE Transactions on Information and Systems, 2009, E92-D(3): 538-540

Scalable connection-based flow control scheme for application-specific network-on-chip

Scalable connection-based flow control scheme for application-specific network-on-chip

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 0

编辑推荐

Metrics

本文评价