Low complexity NB-LDPC decoder based on shared comparator architecture for ECN/EVN

doi:10.19682/j.cnki.1005-8885.2018.0015

中国邮电高校学报(英文) ›› 2018, Vol. 25 ›› Issue (3): 65-70.doi: 10.19682/j.cnki.1005-8885.2018.0015

• Artificial Intelligence • 上一篇下一篇

Low complexity NB-LDPC decoder based on shared comparator architecture for ECN/EVN

孙书龙,Linmin

中国科学院上海微系统与信息技术研究所

收稿日期:2016-12-30 修回日期:2018-01-14 出版日期:2018-06-29 发布日期:2018-06-30
通讯作者: 孙书龙 E-mail:ssl2012@mail.ustc.edu.cn

Low complexity NB-LDPC decoder based on shared comparator architecture for ECN/EVN

Received:2016-12-30 Revised:2018-01-14 Online:2018-06-29 Published:2018-06-30

摘要/Abstract

摘要： Non-binary low density parity check (NB-LDPC) codes are considered as preferred candidate in conditions where short/medium codeword length codes and better performance at low signal to noise ratios (SNR) are required. They have better burst error correcting performance, especially with high order Galois fields (GF). A shared comparator(SCOMP) architecture for elementary of check node (ECN)/elementary of variable node (EVN) to reduce decoder complexity is introduced because high complexity of check node (CN) and variable node (VN) prevent NB-LDPC decoder from widely applications. The decoder over GF(16) is based on the extended min-sum (EMS) algorithm. The decoder matrix is an irregular structure as it can provide better performance than regular ones. In order to provide higher throughput and increase the parallel processing efficiency，the clock which is 8 times of the system frequency is adopted in this paper to drive the CN/VN modules. The decoder complexity can be reduced by 28% from traditional decoder when shared comparator architecture is introduced. The result of synthesis software shows that the throughput can achieve 34 Mbit/s at 10 iterations. The proposed architecture can be conveniently extended to GF such as GF(64) or GF(256). Compared with previous works, the decoder proposed in this paper has better hardware efficiency for practical applications.

关键词: extended min-sum algorithm, non-binary LDPC decoder, shared comparator architecture

Abstract: Non-binary low density parity check (NB-LDPC) codes are considered as preferred candidate in conditions where short/medium codeword length codes and better performance at low signal to noise ratios (SNR) are required. They have better burst error correcting performance, especially with high order Galois fields (GF). A shared comparator(SCOMP) architecture for elementary of check node (ECN)/elementary of variable node (EVN) to reduce decoder complexity is introduced because high complexity of check node (CN) and variable node (VN) prevent NB-LDPC decoder from widely applications. The decoder over GF(16) is based on the extended min-sum (EMS) algorithm. The decoder matrix is an irregular structure as it can provide better performance than regular ones. In order to provide higher throughput and increase the parallel processing efficiency，the clock which is 8 times of the system frequency is adopted in this paper to drive the CN/VN modules. The decoder complexity can be reduced by 28% from traditional decoder when shared comparator architecture is introduced. The result of synthesis software shows that the throughput can achieve 34 Mbit/s at 10 iterations. The proposed architecture can be conveniently extended to GF such as GF(64) or GF(256). Compared with previous works, the decoder proposed in this paper has better hardware efficiency for practical applications.

Key words: extended min-sum algorithm, non-binary LDPC decoder, shared comparator architecture

参考文献

1. Declercq D, Fossorier M. Decoding algorithms for nonbinary LDPC codes over GF(q). IEEE Transactions on Communications, 2007, 55(4): 633-643

2. Davey M C, MacKay D. Low-density parity check codes over GF (q). IEEE Communications Letters, 1998, 2(6) : 165-167

3. Savin V. Min-max decoding for non-binary LDPC codes. Proceedings of the 2008 IEEE International Symposium on Information Theory, Jul 6-11, 2008, Toronto, Canada. Piscataway, NJ, USA: IEEE, 2008: 960-964

4. Zhang X M, Cai F. Reduced-complexity decoder architecture for non-binary LDPC Codes. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2011, 19(7): 1229-1238

5. Spagnol C, Marnane W, Popovici E. FPGA implementations of LDPC over GF (2m) decoders. Proceedings of the 2007 IEEE Workshop on Signal Processing Systems, Oct 17-19, 2007, Shanghai, China. Piscataway, NJ, USA: IEEE, 2007: 273-278

6. Boutillon E, Conde-Canencia L. Bubble check: A simplified algorithm for elementary check node processing in extended min-sum non-binary LDPC decoders. Electronics Letters, 2010, 46(9): 633-634

7. Voicila A, Declercq D, Verdier F, et al. Low complexity decoding for non-binary LDPC codes in high order fields. IEEE Transactions on Communications, 2010, 58((5): 1365-1375

8. HuangQ, Diao Q J, Lin S, et al. Cyclic and quasi-cyclic LDPC codes on constrained parity-check matrices and their trapping sets. IEEE Transactions on Information Theory, 2012, 58(5): 2648-2671

9. Chavet C, Coussy P. A memory mapping approach for parallel interleaver design with multiple read and write accesses. Proceedings of the 2010 IEEE International Symposium on Circuits and Systems (ISCAS’10), May 30- Jun 2, Paris, France. Piscataway, NJ, USA: IEEE, 2010: 3168-3171

10. Boutillon E, Conde-Canencia L, Ghouwayel A A. Design of a GF(64)-LDPC decoder based on the EMS algorithm. IEEE Transactions on Circuits and SystemsI: Regular Papers, 2013, 60(10) : 2644-2655

11. Peng R R, Chen R R. Design of nonbinary quasi-cyclic LDPC cycle codes. Proceedings of the 2013 IEEE Information Theory Workshop (ITW'07), Sept 2-6, 2007, Tahoe City, CA, USA. Piscataway, NJ, USA: IEEE, 2007: 13-18

12. Sarkis G, Gross W J. Efficient stochastic decoding of non-binary LDPC codes with degree-two variable nodes. IEEE Communications Letters, 2012, 16( 3): 389-391

13. Sun S L, Lin M. High throughput and low complexity implementation of NB-LDPC decoder based on EMS algorithm. IEICE Electronics Express, 2016, 13(17): 20160653/1-8

14. Tao Y Y, Park Y S, Zhang Z Y. High-throughput architecture and implementation of regular (2, dc) non-binary LDPC decoders. Proceedings of the 2012 IEEE International Symposium on Circuits and Systems (ISCAS’12), May 20-23, 2012, Seoul, Republic of Korea. Piscataway, NJ, USA: IEEE, 2012: 2625-2628

15. Lacruz j O, García-Herrero F, Canet M J, et al. A 630 Mbps non-binary LDPC decoder for FPGA Proceedings of the 2015 IEEE International Symposium on Circuits and Systems (ISCAS’15), May 24-27, 2015, Lisbon, Portugal. Piscataway, NJ, USA: IEEE, 2015: 1989-1992

Low complexity NB-LDPC decoder based on shared comparator architecture for ECN/EVN

Low complexity NB-LDPC decoder based on shared comparator architecture for ECN/EVN

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 0

编辑推荐

Metrics

本文评价