Optimization of test resources for 3D SoC based on game theory

doi:10.19682/j.cnki.1005-8885.2019.0007

中国邮电高校学报(英文) ›› 2019, Vol. 26 ›› Issue (1): 65-74.doi: 10.19682/j.cnki.1005-8885.2019.0007

• Integrated Circuit Design • 上一篇下一篇

Optimization of test resources for 3D SoC based on game theory

邵晶波¹,赵月¹,刘晓晓²

1. 哈尔滨师范大学
2. 北京联合大学

收稿日期:2018-07-06 修回日期:2018-12-13 出版日期:2019-02-26 发布日期:2019-02-27
通讯作者: 刘晓晓 E-mail:123131707@qq.com
基金资助:
北京市高校十三五规划高级教师支撑项目;哈尔滨师范大学科技发展预研项目

Optimization of test resources for 3D SoC based on game theory

Received:2018-07-06 Revised:2018-12-13 Online:2019-02-26 Published:2019-02-27

摘要/Abstract

摘要： The ever-increasing complexity of on-chip interconnection poses great challenges for the architecture of conventional system-on-chip (SoC) in semiconductor industry. The rapid development of process technology enables the creation of stacked 3-dimensional (3D) SoC by means of through-silicon-via (TSV). Stacked 3D SoC testing consists of two major issues, test architecture optimization and test scheduling. This paper proposed game theory based optimization of test scheduling and test architecture to achieve win-win result as well as individual rationality for each player in a game. Game theory helps to achieve equilibrium between two correlated sides to find an optimal solution. Experimental results on handcrafted 3D SoCs built from ITC’2 benchmarks demonstrate that the proposed approach achieves comparable or better test times at negligible computing time.

关键词: 3D SoC, game theory, test architecture, test scheduling

Abstract: The ever-increasing complexity of on-chip interconnection poses great challenges for the architecture of conventional system-on-chip (SoC) in semiconductor industry. The rapid development of process technology enables the creation of stacked 3-dimensional (3D) SoC by means of through-silicon-via (TSV). Stacked 3D SoC testing consists of two major issues, test architecture optimization and test scheduling. This paper proposed game theory based optimization of test scheduling and test architecture to achieve win-win result as well as individual rationality for each player in a game. Game theory helps to achieve equilibrium between two correlated sides to find an optimal solution. Experimental results on handcrafted 3D SoCs built from ITC’2 benchmarks demonstrate that the proposed approach achieves comparable or better test times at negligible computing time.

Key words: 3D SoC, game theory, test architecture, test scheduling

参考文献

1. Lee S H H, Chakrabarty K. Test challenges for 3D integrated circuits. IEEE Design and Test of Computers, 2009, 26(5): 26-35

2. Jiang L, Xu Q, Chakrabarty K, et al. Layout-driven test architecture design and optimization for 3-D SoCs under pre-bond test pin-count constraint. Proceedings of the 2009 IEEE/ACM International Conference on Computer Aided Design, Nov 2-5, 2009, San Jose, CA, USA. Piscataway, NJ, USA: IEEE, 2009: 191-196

3. Guibane B, Hamdi B, Bensalem B, et al. A novel efficient TSV built-in test for stacked 3D ICs. Turkish Journal of Electrical Engineering and Computer Sciences, 2018, 26: 1909-1921

4. Pradhan M，Giri C , Rahaman H, et al. Optimal stacking of SOCs in a 3D-SIC for post-bond testing. 2013 IEEE International 3D Systems Integration Conference, Oct 2-4, 2013, San Francisco, USA, IEEE, 2013: 1-5

5. Noia B, Goel S K, Chakrabarty K, et al. Test-architecture optimization for TSV-based 3D stacked ICs. Proceedings of the 15th IEEE European Test Symposium, May 24-28, 2010, Praha, Czech. Piscataway, NJ, USA: IEEE, 2010: 24-29

6. . Aghaee N, Peng Z, Eles P. An integrated temperature-cycling acceleration and test technique for 3D stacked ICs. Proceedings of the 20th Asia and South Pacific Design Automation Conference, Jan 19-22, 2015, Chiba, Japan. Piscataway, NJ, USA: IEEE, 2015: 526-531

7. Noia B, Chakrabarty K, Goel S K, et al. Test-architecture optimization and test scheduling for TSV-based 3-D stacked ICs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2011, 30 (11): 1705- 1718

8. Noia B, Chakrabarty K. Design-for-test and test optimization techniques for TSV-based 3D stacked ICs. Berlin, Germany: Springer, 2014

9. Rawat I, Gupta M K, Singh.V. Parallel test scheduling of 3D stacked SoCs with temperature and time constraints. IOSR Journal of VLSI and Signal Processing (IOSR-JVSP), 2015, 5(4): 1-13

10. Sheshadri V, Agrawal V D, Agrawal P. Power-aware SoC Ttest optimization through dynamic voltage and frequency scaling. Proceedings of the IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC’13), Oct 7-9, 2013, Istanbul, Turkey. Piscataway, NJ, USA: IEEE, 2013:102-107

11. Anderegg L, Eidenbenz S. Ad hoc-VCG: A truthful and cost-efficient routing protocol for mobile ad hoc networks with selfish agents. Proceedings of the 9th Annual International Conference on Mobile Computing and Networking (MobiCom '03), Sept 14-19, 2003, San Diego, CA, USA. New York, NY, USA: ACM, 2003: 245-259

12. Nash J F. Non-cooperative games. Annals of Mathematics, 1951, (2): 286-295

13. Marinissen E J, Iyengar V, Chakrabarty K. A set of benchmarks for modular testing of SOCs. Proceedings of the 2002 IEEE International Test Conference (ITC'02), Oct 7-10, 2002, Baltimore, MD, USA. Piscataway, NJ, USA: IEEE, 2002: 519-528

14. Xu Q, Nicolici N. Resource-constrained system-on-a-chip test: A survey. IEE Proceedings: Computers and Digital Techniques, 2005, 152(1): 67-81

Optimization of test resources for 3D SoC based on game theory

Optimization of test resources for 3D SoC based on game theory

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 0

编辑推荐

Metrics

本文评价