1.    Wang W, Qiao L, Tang Z Z. Survey on the networks-on-chip interconnection topologies. Computer Science, 2011, 38(10): 1-5, 12 (in Chinese)

  2.    Bjerregaard T, Mahadevan S. A survey of research and practices of network-on-chip. ACM Computing Surveys, 2006, 38(1): 1-54

  3.    Marculescu R, Ogras U Y, Peh L S, et al. Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives. IEEE Transactions on Computer-aided Design of Integrated and Systems, 2009, 28(1): 3-21

  4.    Wang W, Qiao L, Yang G W, et al. A kind of hierarchical ring interconnection networks-on-chip. Chinese Journal of Computer, 2010, 33(2): 326-334 (in Chinese)

  5.    Liu Y Y, Han J G, Du H M. DL(2m): a new scalable interconnection network for system-on-chip. Journal of Computers, 2009, 4(3): 201-207

  6.    Zhu X J. A recursive scalable topology for network on chip. Chinese Journal of Computer, 2011, 34(5): 924-930 (in Chinese)

  7.    Dally W, Towles B. Route packets, not wires: on-chip interconnection networks. Proceedings of the 38th Design Automation Conference (DAC’01), Jun 18-22, 2001, Las Vegas, NV, USA. Piscataway, NJ, USA: IEEE, 2001: 684-689

  8.    Sibai F N. A two-dimensional low-diameter scalable on-chip network for interconnecting thousands of cores. IEEE Transactions on Parallel and Distributed Systems, 2012, 23(2): 193-201

  9.    Salminen E, Kulmala A, Hamalainen T D. On network-on-chip comparison. Proceedings of the 10th Euromicro Conference on Digital System Design: architectures, methods and tools (DSD’07), Aug 29-31, 2007, Lubeck, Germany. Piscataway, NJ, USA: IEEE, 2007: 503-510

10.    Duato J, Yalamanchili S, Ni L. Interconnection networks: an engineering approach. San Francisco, CA, USA: Morgan Kaufmann, 2003

11.    Pande P P, Grecu C, Jones M, et al. Performance evaluation and design trade-offs for network-on-chip interconnect architectures. IEEE Transactions on Computers, 2005, 54(8): 1025-1040

12.    Mullins R, West A, Moore S. Low-latency virtual channel routers for on-chip networks. Proceedings of the 31st Annual International Symposium on Computer Architecture (ISCA’04), Jun 19-23, 2004, Munich, Germany. Piscataway, NJ, USA : IEEE, 2004: 188-197