S-Mesh: a Mesh-based on-chip network with 
separation of control and transmission

doi:10.1016/S1005-8885(08)60273-3

Acta Metallurgica Sinica(English letters) ›› 2009, Vol. 16 ›› Issue (5): 86-91.doi: 10.1016/S1005-8885(08)60273-3

S-Mesh: a Mesh-based on-chip network with
separation of control and transmission

刘浩; 邹雪城; 蔡梦;吉立新;张科峰

Department of Electronic Science and Technology, Huazhong University of Science and Technology, Wuhan 430074, China

收稿日期:2009-02-04 修回日期:1900-01-01 出版日期:2009-10-30
通讯作者: 邹雪城

S-Mesh: a Mesh-based on-chip network with
separation of control and transmission

LIU Hao, ZOU Xue-cheng, JI Li-xin, CAI Meng, ZHANG Ke-feng

Department of Electronic Science and Technology, Huazhong University of Science and Technology, Wuhan 430074, China

Received:2009-02-04 Revised:1900-01-01 Online:2009-10-30
Contact: ZOU Xue-cheng

摘要/Abstract

摘要：

The current network-on-chip (NoC) topology cannot pre¬dict subsequent switch node status promptly. Switch nodes have to perform various functions such as routing decision, data forwarding, packet buffering, congestion control and properties of an NoC system. Therefore, these make switch architecture far more complex. This article puts forward a separating on-chip network architecture based on Mesh (S-Mesh). S-Mesh is an on-chip network that separates routing decision flow from the switches. It consists of two types of networks: datapath network (DN) and control network (CN). The CN establishes data paths for data transferring in DN. Meanwhile, the CN also transfers instructions between different resources. This property makes switch architecture simple, and eliminates conflicts in network interface units between the resource and switch. Compared with 2D-Mesh, Torus Mesh, Fat-tree and Butterfly, the average packet latency in S-Mesh is the shortest when the packet length is more than 53 B. Compared with 2D-Mesh, the areas savings of S-Mesh is about 3%–7%, and the power dissipation is decreased by approximate 2%.

关键词:

network;on-chip,;Mesh;architecture,;separation;system,;congestion;avoidance,;lower;latency

Abstract:

Key words:

network on-chip;Mesh architecture;separation system;congestion avoidance;lower latency

LIU Hao, ZOU Xue-cheng, JI Li-xin, CAI Meng, ZHANG Ke-feng. S-Mesh: a Mesh-based on-chip network with
separation of control and transmission[J]. Acta Metallurgica Sinica(English letters), 2009, 16(5): 86-91.

参考文献

1. Benini L, de Micheli G. Networks on chips: a new SoC paradigm. IEEE Computer, 2002, 35(1): 70-78

2. Jantsch A, Tenhunen H. Networks on chip. Dordrecht, The Netherlands: Kluwer Academic Publishers, 2003: 19-38

3. Kumar S, Jantsch A, Soininen J P, et al. A network on chip architecture and design methodology. Proceeding of the IEEE Computer Society Annual Symposium on VLSI, Apr 25-26,2002, Pittsburgh, PA, USA. Los Alamitos, CA, USA: IEEE Computer Society, 2002: 105-112

4. Bononi L, Concer N. Simulation and analysis of network on chip architectures: ring, spidergon and 2D Mesh. Proceeding of the Design, Automation and Test in Europe (EDAA’06), Mar 6-10, 2006, Munich, Germany. Los Alamitos, CA, USA: IEEE Computer Society, 2006: 154-159

5. Millberg M, Nilsson E, Thid R, et al. The nostrum backbone-a communication protocol stack for networks on chip. Proceedings of the 17th International Conference on VLSI Design, Jan 5-9, 2004, Mumbai, India. Los Alamitos, CA, USA: IEEE Computer Society, 2004: 693-696

6. Dielissen J, R?dulescu A, Goossens K, et al. Concepts and implementation of the Philips network-on-chip. Proceedings of the IFIP Workshop on IP Based SoC Design (IP-SOC’ 03), Nov 14, 2003, Grenoble, France. 2003

7. Benini L, Bertozzi D. Network-on-chip architectures and design methods. IEE Proceedings: Computers and Digital Techniques, 2005, 152(2): 261-272

8. Greenberg R I, Lee G. An improved analytical model for wormhole routed networks with application to butterfly fat-tree. Proceedings of the International Conference on Parallel Processing (ICPP’97), Aug 11-15, 1997, Washington, DC, USA. Los Alamitos, CA, USA: IEEE Computer Society, 1997: 44-48

9. Pande P P, Grecu C, Ivanov A, et al. Design of a switch for network on chip applications. Proceedings of the 2003 International Symposium on Circuits and Systems (ISCAS’03),Vol 5, May 25-218, 2003, Bangkok, Thailand. Los Alamitos, CA, USA: IEEE Computer Society, 2003: 217-220

10. Karim F, Nguyen A, Dey S. An interconnect architecture for networking system on chips. IEEE Micro, 2002, 22(5): 36-45

11. Taylor M B, Kim J, Miller J, et al. The raw microprocessor: a computational fabric for software circuits and general-purpose programs. IEEE Micro, 2002, 22(2): 25-35

12. Dall'Osso M, Biccari G, Giovannini L, et al. Xpipes: a latency insensitive parameterized network-on-chip architecture for multi-processor SoCs. Proceedings of the 21st International Conference on Computer Design (ICCD’03), Oct 13-15, 2003, San Jose, CA, USA. Los Alamitos, CA, USA: IEEE Computer Society, 2003: 536-539

13. Forsell M. A scalable high-performance computing solution for networks on chips. IEEE Micro, 2002, 22(5): 46-55

14. Johnthan H, Liu B. High performance switches and routers. Hoboken, NJ, USA: John Wiley & Sons, 2007: 138-141

15. Terry T Y. On-chip multiprocessor communication network design and analysis. Stanford, CA, USA: Stanford University, 2003

16. Hossain H, Ahmed M, Al-Nayeem A, et al. GPNOCSIM: a general purpose simulator for network-on-chip. Proceedings of the 5th International Conference on Information and Communication Technology (ICICT’07), Dec 16-18, 2007, Cairo, Egypt. Los Alamitos, CA, USA: IEEE Computer Society, 2007: 254-257

[1]	刘琨, 王辉, 申自浩. Prediction of network attack profit path based on NAPG model[J]. 中国邮电高校学报(英文版), 2020, 27(5): 91-102.
[2]	何明枢, 金磊, 王小娟, 李源. Web log classification framework with data augmentation based on GANs[J]. 中国邮电高校学报(英文版), 2020, 27(5): 34-46.
[3]	汪昭颖, 周军华, 廖中华, 翟翔, 张连平. Semantic segmentation of track image based on deep neural network[J]. 中国邮电高校学报(英文版), 2020, 27(5): 23-33.
[4]	郑霖, 汪震, 陈建梅, 林梦莹, 邓小芳. MIMO-FSK non-coherent detection with spatial multiplexing in fast-fading environment[J]. 中国邮电高校学报(英文版), 2020, 27(5): 47-54.
[5]	张永昌. Game-Based Distributed Noncooperation Interference Coordination Scheme in Ultra-Dense Networks[J]. 中国邮电高校学报(英文版), 2020, 27(5): 55-62.
[6]	王锴烨崔绍华许方敏赵成林. Independently recurrent neural network for remaining useful life estimation [J]. 中国邮电高校学报(英文版), 2020, 27(4): 26-33.
[7]	杨健健张强王晓林杜毅博王超吴淼. Research on equipment fault diagnosis method based on random stochastic adaptive particle swarm optimization [J]. 中国邮电高校学报(英文版), 2020, 27(4): 17-25.
[8]	李艳华肖文光. Enhancement network: confining deep convolutional features based on hand-crafted rules [J]. 中国邮电高校学报(英文版), 2020, 27(4): 34-42.
[9]	姚引娣王磊贺军瑾. Hybrid time slot allocation algorithm based on LoRa Internet of things [J]. 中国邮电高校学报(英文版), 2020, 27(4): 83-90.
[10]	田世明宫飞翔莫爽李蒙吴文睿肖丁. End-to-end encrypted network traffic classification method based on deep learning[J]. 中国邮电高校学报(英文版), 2020, 27(3): 21-30.
[11]	Pan Ziyu, Hu Han. Energy efficiency optimization for HCNs based on small base station transmission power allocation[J]. 中国邮电高校学报(英文版), 2020, 27(2): 19-25.
[12]	周国强，范译， ZHANG Shuai WANG Yilun DAI Gui-lan. IDL: Evaluating software quality based on PageRank algorithm[J]. 中国邮电高校学报(英文版), 2020, 27(1): 10-25.
[13]	Wei Rongyu, Nie Min, Yang Guang, Zhang Meiling, Sun Aijing, Pei Changx. Parameters and performance analysis of quantum wireless sensor network for monitoring the activities of tibetan antelope in Hoh Xil[J]. 中国邮电高校学报(英文版), 2019, 26(6): 11-19.
[14]	Wang Chuanchuan, Zeng Yonghu, Wang Liandong, Fu Weihong. Improved statistical sparse decomposition principle method for underdetermined blind source signal recovery[J]. 中国邮电高校学报(英文版), 2019, 26(6): 94-102.
[15]	Peng Hong1, Ding Guangtai1,2, Zhang Huiran1,2,Hu Dongli2,3. Competition system for automatically evaluating edge detection algorithms based on the evolutionary game theory[J]. 中国邮电高校学报(英文版), 2019, 26(5): 49-59.

S-Mesh: a Mesh-based on-chip network with
separation of control and transmission

S-Mesh: a Mesh-based on-chip network with
separation of control and transmission

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 15

编辑推荐

Metrics

本文评价

S-Mesh: a Mesh-based on-chip network with separation of control and transmission

S-Mesh: a Mesh-based on-chip network with separation of control and transmission

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 15

编辑推荐

Metrics

本文评价

S-Mesh: a Mesh-based on-chip network with
separation of control and transmission

S-Mesh: a Mesh-based on-chip network with
separation of control and transmission