| 1. Benini L, de Micheli G. Networks on chips: a new SoC paradigm. IEEE Computer, 2002, 35(1): 70-78
2. Jantsch A, Tenhunen H. Networks on chip. Dordrecht, The Netherlands: Kluwer Academic Publishers, 2003: 19-38
3. Kumar S, Jantsch A, Soininen J P, et al. A network on chip architecture and design methodology. Proceeding of the IEEE Computer Society Annual Symposium on VLSI, Apr 25-26,2002, Pittsburgh, PA, USA. Los Alamitos, CA, USA: IEEE Computer Society, 2002: 105-112
4. Bononi L, Concer N. Simulation and analysis of network on chip architectures: ring, spidergon and 2D Mesh. Proceeding of the Design, Automation and Test in Europe (EDAA’06), Mar 6-10, 2006, Munich, Germany. Los Alamitos, CA, USA: IEEE Computer Society, 2006: 154-159
5. Millberg M, Nilsson E, Thid R, et al. The nostrum backbone-a communication protocol stack for networks on chip. Proceedings of the 17th International Conference on VLSI Design, Jan 5-9, 2004, Mumbai, India. Los Alamitos, CA, USA: IEEE Computer Society, 2004: 693-696
6. Dielissen J, R?dulescu A, Goossens K, et al. Concepts and implementation of the Philips network-on-chip. Proceedings of the IFIP Workshop on IP Based SoC Design (IP-SOC’ 03), Nov 14, 2003, Grenoble, France. 2003
7. Benini L, Bertozzi D. Network-on-chip architectures and design methods. IEE Proceedings: Computers and Digital Techniques, 2005, 152(2): 261-272
8. Greenberg R I, Lee G. An improved analytical model for wormhole routed networks with application to butterfly fat-tree. Proceedings of the International Conference on Parallel Processing (ICPP’97), Aug 11-15, 1997, Washington, DC, USA. Los Alamitos, CA, USA: IEEE Computer Society, 1997: 44-48
9. Pande P P, Grecu C, Ivanov A, et al. Design of a switch for network on chip applications. Proceedings of the 2003 International Symposium on Circuits and Systems (ISCAS’03),Vol 5, May 25-218, 2003, Bangkok, Thailand. Los Alamitos, CA, USA: IEEE Computer Society, 2003: 217-220
10. Karim F, Nguyen A, Dey S. An interconnect architecture for networking system on chips. IEEE Micro, 2002, 22(5): 36-45
11. Taylor M B, Kim J, Miller J, et al. The raw microprocessor: a computational fabric for software circuits and general-purpose programs. IEEE Micro, 2002, 22(2): 25-35
12. Dall'Osso M, Biccari G, Giovannini L, et al. Xpipes: a latency insensitive parameterized network-on-chip architecture for multi-processor SoCs. Proceedings of the 21st International Conference on Computer Design (ICCD’03), Oct 13-15, 2003, San Jose, CA, USA. Los Alamitos, CA, USA: IEEE Computer Society, 2003: 536-539
13. Forsell M. A scalable high-performance computing solution for networks on chips. IEEE Micro, 2002, 22(5): 46-55
14. Johnthan H, Liu B. High performance switches and routers. Hoboken, NJ, USA: John Wiley & Sons, 2007: 138-141
15. Terry T Y. On-chip multiprocessor communication network design and analysis. Stanford, CA, USA: Stanford University, 2003
16. Hossain H, Ahmed M, Al-Nayeem A, et al. GPNOCSIM: a general purpose simulator for network-on-chip. Proceedings of the 5th International Conference on Information and Communication Technology (ICICT’07), Dec 16-18, 2007, Cairo, Egypt. Los Alamitos, CA, USA: IEEE Computer Society, 2007: 254-257
|
