1. Xu Wei-liang, Fan Hong. Research on encryption mechanism of Ethernet passive optical network. The Journal of China Universities of Posts and Telecommunications 2006, 13(2): 95-98
2. Örs S B, Gurkaynak F K, Oswald E, et al. Power-analysis attack on an ASIC AES Implementation. Proccedings International Conference on Information Technology: Coding Computing (ITCC’04), Apr 5-7, 2004, Las Vegas, NV. Piscataway, NJ, USA: IEEE, 2004: 546-552
3. Mangard S, Pramstaller N, Oswald E. Successfully attacking masked AES hardware implementations. Proceedings of the 7th International Workshop on Cryptographic Hardware and Embedded Systems (CHES’05), Aug 29-Sep 1, 2005, Edinburgh, UK. Heidelberg, Germany: Springer, 2005: 157-171
4. Guilley S, Hoogvorst P, Pacalet R. Differential power analysis model and some results. Proceedings of Smart Card Research and Advanced Application IFIP Conference (CARDIS’04), Aug 22-27, 2004, Toulouse, France Bostom, MA, USA: Kluwer Academic Publishers, 2004: 127-142
5. Brier E, Clavier C, Olivier F. Correlation power analysis with a leakage model. Proceedings of Smart Card Research and Advanced Application IFIP Conference (CHES’04), Aug 11-13, 2004, Cambridge, MA, USA. Heidelberg, Germany: Springer, 2004: 16-29
6. Kris Tiri, Ingrid Verbauwhede. A digital design flow for secure integrated circuits. IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, 2006, 25(7): 1197-1208
7. Shang D, Burns F, Bystrov A, Koelmans A, et al. High-security asynchronous circuit implementation of AES. IEE Proceedings: Computers and Digital Techniques, 2006, 153(2): 71-77
8. BlÄomer J, Guajardo J, Krummel V. Provably secure masking of AES. Proceedings of the 11th International Workshop on Selected Areas in Cryptography (SAC’04), Aug 9-10, 2004, Waterloo, Canada. Heidelberg, Germany: Springer, 2005: 69-83
9. Oswald E, Mangard S, Pramstaller N, et al. A side-channel analysis resistant description of the AES S-Box. Proceedings of the 12th International Workshop on Fast Software Encryption (FSE’05), Feb 21-23, 2005, Paris, France. Heidelberg, Germany: Springer, 2005: 413-423
10. Morioka S, Satoh A. An optimized S-Box circuit architecture for low power AES design. Proceedings of Smart Card Research and Advanced Application IFIP Conference (CHES’02), Aug 13-15, Redwood Shores, CA, USA. Heidelberg, Germany: Springer, 2003: 172-186
11. Bertoni G, Macchetti M, Negri L, et al. Power-efficient ASIC synthesis of cryptographic S-Boxes. Proceedings of 2004 ACM Great Lakes Symposium on VLSI, Apr 26-28, 2004, Boston, MA, USA. New York, NY, USA: ACM Press, 2005: 277-281
12. Wolkerstorfer J, Oswald E, Lamberger M. An ASIC imple- mentation of the AES S-Boxes. Proceedings of Cryptographer’s Track at the RSA Conference on Topics in Cryptology (CT-RSA’02), Feb 18-22, 2002, San Jose, CA, USA. Heidelberg, Germany: Springer-Verlag, 2002: 67-78 |