High-performance, low-cost joint equalizer and trellis decoder for 1000BASE-T gigabit Ethernet transceive

doi:1005-8885 (2007) 02-0106-06

Acta Metallurgica Sinica(English letters) ›› 2007, Vol. 14 ›› Issue (2): 106-111.doi: 1005-8885 (2007) 02-0106-06

High-performance, low-cost joint equalizer and trellis decoder for 1000BASE-T gigabit Ethernet transceive

诸阅;戎蒙恬

Shanghai Jiao Tong University

收稿日期:2006-09-12 修回日期:1900-01-01 出版日期:2007-06-30

High-performance, low-cost joint equalizer and trellis decoder for 1000BASE-T gigabit Ethernet transceive

ZHU Yue; RONG Meng-tian

Shanghai Jiao Tong University

Received:2006-09-12 Revised:1900-01-01 Online:2007-06-30

摘要/Abstract

摘要：

This article presents an M-algorithm (MA) decoder with 4 survival paths (MA4) for Institute of Electrical and Electronics Engineers (IEEE) 802.3ab 1000BASE-T gigabit Ethernet (GbE) transceiver. To fulfill the entire requirements, various methods were introduced to accelerate the MA4 decoder while retaining the desired high performance and low complexity. Optimized look-ahead architecture was employed to solve the critical path problem with minimal gate consumption. Symbol compression methods saved registers during pipeline stages. A sorting network accelerated the kernel sorting operation at low hardware cost by utilizing the special characteristics of MA4. Simulations and synthesis results show that the proposed decoder achieves 125 MHz clock frequency and 1 Gb/s throughput in 1.8 V 0.18 μm standard cell complementary metal-oxide-semiconductor (CMOS) process. It achieves additional 0.4 dB coding gain over 14tap parallel decision feedback decoder (PDFD) with 39% area reduction.

关键词:

1000BASE-T; GbE, M-algorithm;PDFD;look-ahead technology

Abstract:

Key words:

1000BASE-T;GbE; M-algorithm;PDFD;look-ahead technology

中图分类号:

TN47

ZHU Yue; RONG Meng-tian. High-performance, low-cost joint equalizer and trellis decoder for 1000BASE-T gigabit Ethernet transceive[J]. Acta Metallurgica Sinica(English letters), 2007, 14(2): 106-111.

参考文献

1. Haratsch E F, Azadet K. A pipelined 14-tap parallel decision-feedback decoder for 1000BASE-T gigabit Ethernet. Proceedings of 2001 International Symposium on VLSI Technology, Systems, and Applications, Apr 18-20, 2001, Hsinchu, China. Piscataway, NJ, USA: IEEE, 2001: 117-120

2. Karatsch E, Azadet K. A 1-Gb/s joint equalizer and trellis decoder for 1000BASE-T gigabit Ethernet. Solid-State Circuits, IEEE Journal of , 2001, 36(3): 374-384

3. Azadet K, Haratsch E. DSP implementation issues in 1000BASE-T gigabit Ethernet. Proceedings of 2001 International Symposium on VLSI Technology, Systems, and Applications, Apr 18-20, 2001, Hsinchu, China. Piscataway, NJ, USA: IEEE, 2001: 109-112

4. Lin Hsiu-ping. Chen N, Lai Jyh-ting, et al. 1000BASE-T gigabit Ethernet baseband DSP IC design. Proceedings of the 2004 International Symposium, on Circuits and Systems (ISCAS'04): Vol 4, May, 23-26, 2004, Vancouver, Canada. Piscataway, NJ, USA: IEEE, 2004: 401-404

5. He Run-sheng, Nazari N, Sutardja S. A DSP based receiver for 1000BASE-T PHY. Proceedings of IEEE International Solid-State Circuits Conference, Feb 5-7, 2001, San Francisco, CA, USA. Piscataway NJ, USA: IEEE, 2001: 308-309, 458

6. Haratsch E. High-speed VLSI implementation of reduced complexity sequence estimation algorithms with application to gigabit Ethernet 1000BASE-T. Proceedings of International Symposium on VLSI Technology, Systems and Applications, Jun 8-10, 1999, Taipei, China. Piscataway, NJ, USA: IEEE, 1999: 171-174

7. Anderson J, Mohan S. Sequential coding algorithms, a survey and cost analysis. IEEE Transactions on Communications, 1984, 32(2): 169-176

8. Hatamian M, Agazzi O, Creigh J, et al. Design considerations for gigabit Ethernet 1000BASE-T twisted pair transceivers. Proceedings of IEEE Custom Integrated Circuits Conference, May 11-14, 1998, Santa Clara, CA, USA. Piscataway, NJ, USA: IEEE, 1998: 335-342

9. GU Xin-yu, HE Zhi-qiang, TIAN Bao-yu, et al. The algorithm and its application of a multi-channel adaptive decision-feedback equalizer. The Journal of China Universities of Posts and Telecommunications, 2003, 10(4): 61-64

10. Olariu S, Pinotti M, Zheng Si-qing. How to sort N items using a sorting network of fixed IO size. IEEE Transactions on Parallel and Distributed Systems, 1999, 10( 5): 487 -499

11. Hekstra A. An alternative to metric rescaling in viterbi decoders. IEEE Transactions on Communications. 1989, 37(11): 1220-1222

High-performance, low-cost joint equalizer and trellis decoder for 1000BASE-T gigabit Ethernet transceive

High-performance, low-cost joint equalizer and trellis decoder for 1000BASE-T gigabit Ethernet transceive

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 1

编辑推荐

Metrics

本文评价