Design and optimization for multiprocessor interactive GPU

doi:10.1016/S1005-8885(14)60305-8

中国邮电高校学报(英文) ›› 2014, Vol. 21 ›› Issue (3): 85-97.doi: 10.1016/S1005-8885(14)60305-8

Design and optimization for multiprocessor interactive GPU

邓军勇 LI Tao Jiang Lin HAN Jungang SHEN Xubang

1. School of Micro-electronics, Xidian University, Xi’an 710071, China 2. School of Electronic Engineering, Xi’an University of Posts and Telecommunications, Xi’an 710121, China

收稿日期:2013-12-30 修回日期:2014-05-09 出版日期:2014-06-30 发布日期:2014-06-30
通讯作者: 邓军勇 E-mail:junyongdeng_arthur@126.com
基金资助:
This article is supported by the Key National Natural Science Foundation of China under Grant No.61136002, the National Natural Science Foundation of China under Grant No.61272120, and the Natural Science Basic Research Plan in Shaanxi Province of China under Grant No.2013JC2-32.

Design and optimization for multiprocessor interactive GPU

邓军勇 LI Tao Jiang Lin HAN Jungang SHEN Xubang

1. School of Micro-electronics, Xidian University, Xi’an 710071, China 2. School of Electronic Engineering, Xi’an University of Posts and Telecommunications, Xi’an 710121, China

Received:2013-12-30 Revised:2014-05-09 Online:2014-06-30 Published:2014-06-30
Supported by:
This article is supported by the Key National Natural Science Foundation of China under Grant No.61136002, the National Natural Science Foundation of China under Grant No.61272120, and the Natural Science Basic Research Plan in Shaanxi Province of China under Grant No.2013JC2-32.

摘要/Abstract

摘要：

In order to achieve maximization of parallelism, effective distribution of rendering tasks, balance between performance and flexibility in graphics processing pipeline, this article presents design, performance analysis and optimization for multi-core interactive graphics processing unit (MIGPU). This processor integrates twelve processing cores with specific instruction set architecture and many sophisticated application-specific accelerators into a 3D graphics engine. It is implemented on XC6VLX550T field programmable gate array (FPGA). MIGPU supports OpenGL2.0 with programmable front-end processor, vertex shader, plane clipper, geometry transformer, three-D clippers and pixel shaders. For boosting the performance of MIGPU, the relationship model is established between primitive types, vertices, pixels, and the effect of culling, clipping, and memory access, and shows a way to improve the speed up of the graphics pipeline. It is capable of assigning graphics rendering tasks to different processors for efficiency and flexibility. The pixel filling rate can reach to 40 Mpixel/s at its peak performance.

关键词:

multiprocessor, graphics processing unit (GPU), performance optimization, parallelism

Abstract:

Key words:

multiprocessor, graphics processing unit (GPU), performance optimization, parallelism

DENG Jun-yong, LI Tao, JIANG Lin, HAN Jun-gang, SHEN Xu-bang. Design and optimization for multiprocessor interactive GPU[J]. Acta Metallurgica Sinica(English letters), 2014, 21(3): 85-97.

参考文献

1. Monk T. 7 years of graphics. Accelenation. 2003-02-20.http://accelenation. com/?ac.id.123.8&pf=1

2. Borshukov G, Lewis J P. Realistic human face rendering for The Matrix Reloaded. Proceeding of the ACM SIGGRAPH

3. 2003 Sketches & Applications (SIGGRAPH’03), Jul 27-31, 2003, San Diego, CA, USA. New York, NY, USA: ACM, 2003

4. Akenine-Moller T, Haines E, Hoffman N. Real-time rendering. 3rd ed. Natick, MA, USA: AK Peters, 2008

5. Shreiner D, Woo M, Neider J, et al. OpenGL programming guide: The official guide to learning open GL, Version2.1. 6th ed. Reading, MA, USA: Addison-Wesley, 2007

6. Garland M, Kirk D B. Understanding throughput-oriented architectures. Communications of the ACM, 2010, 53(11): 58-66

7. Chen F Y, Zhang D S, Wang Z Y. Research of the heterogeneous multi-core processor architecture design. Computer Engineering & Science, 2011, 33(12): 27-36 (in Chinese)

8. Shee S L, Parameswaran S. Design methodology for pipelined heterogeneous multiprocessor system. Proceedings of the 44th Design Automation Conference (DAC’07), Jun 4-8, 2007, San Diego, CA, USA. Piscataway, NJ, USA: IEEE, 2007: 811-816

9. Li T, Xiao L Z, Huang H C, et al. PAAG: A polymorphic array architecture for graphics and image processing. Proceedings of the 2012 International Symposium on Parallel Architectures, Algorithms and Programming (PAAP’12), Dec 17-20, 2012, Taipei, China. Piscataway, NJ, USA: IEEE, 2012: 242-249

10. Zhang Y, Owens J D. A quantitative performance analysis model for GPU architectures. Proceedings of the IEEE 17th International Symposium on High Performance Computer Architecture (HPCA’11), Feb 12-16, 2011, San Antonio, TX, USA. Piscataway, NJ, USA: IEEE, 2011: 382-393

11. Hennessy J L, Patterson D A. Computer architecture: A quantitative approach. 4th ed. San Francisco, CA, USA: Morgan Kaufmann, 2007

12. Graphic Remedy. gDEBugger GL Tutorial. http://www.gremedy.com/ tutorial/index.html?_gl_additional_information.htm

13. Shen J P, Lipasti M H. Modern processor design: Fundamentals of superscalar processors. Boston, MA, USA: McGraw-Hill Higher Education, 2003

14. Mark W, Moreton H. 3D graphics architecture tutorial. Proceedings of the. 37th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-37’04), Dec 4-8, 2004, Portland, OR, USA. Los Alamitos, CA, USA: IEEE Computer Society, 2004

15. Abrash M. Michael Abrash’s graphics programming black book. Scottsdale, AZ, USA: Coriolis Group Books, 1997

16. Cox M, Hanrahan P. Pixel merging for object-parallel rendering: A distributed snooping algorithm. Proceedings of the ACM SIGGRAPH Symposium on Parallel Rendering (SIGGRAPH’93), Oct 25-26, 1993, San Jose, CA, USA. New York, NY, USA: ACM,1993: 49-56

17. Akenine-Moller T, Strom J. Graphics for the masses: A hardware rasterization architecture for mobile phones. ACM Transactions on Graphics, 2003, 22(3): 801-808

18. Hakura Z S, Gupta A. The design and analysis of a cache architecture for texture mapping. Proceedings of the 24th Annual International Symposium of Computer Architecture (ISCA’97), Jun 2-4, 1997, Denver, CO, USA. Piscataway, NJ, USA: IEEE,1997: 108-120

Lgehy H, Eldridge M, Proudfoot K. Prefetching in a texture cache architecture. Proceedings of the ACM SIGGRAPH / EUROGRAPHICS Workshop on Graphics Hardware (HWWS'98), Aug 31-Sep 1, 1998, Lisbon, Portugal. New York, NY, USA: ACM, 1998: 11p

Design and optimization for multiprocessor interactive GPU

Design and optimization for multiprocessor interactive GPU

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 0

编辑推荐

Metrics

本文评价