|
References
[1] CRESWELL A, WHITE T, DUMOULIN V, et al. Generative
adversarial networks: An overview. IEEE Signal Processing
Magazine, 2018, 35(1): 53 - 65.
[2] ZHU J Y, PARK T, ISOLA P, et al. Unpaired image-to-image
translation using cycle-consistent adversarial networks. Proceedings of the 2017 IEEE International Conference on Computer Vision
(ICCV'17), 2017, Oct 22 - 29, Venice, Italy. Piscataway, NJ,
USA: IEEE, 2017: 2242 - 2251.
[3] DU Z L, SHEN H Y, SONG G M, et al. Image style transfer
based on improved cycleGAN. Optics and Precision Engineering, 2019, 27(8): 1836 - 1844 (in Chinese).
[4] LI Q Z, BIA W X, NIU J. Underwater image color correction and
enhancement based on improved cycle-consistent generative adversarial networks. Acta Automatica Sinica, 2023, 49(4): 820 -
829 (in Chinese).
[5] HE K M, ZHANG X Y, REN S Q, et al. Deep residual learning
for image recognition. Proceedings of the 2016 IEEE Conference
on Computer Vision and Pattern Recognition (CVPR'16), 2016,
Jun 27 - 30, Las Vegas, NV, USA. Piscataway, NJ, USA: IEEE, 2016: 770 - 778.
[6] SHU H, WANG Y H, JIA X, et al. Co-evolutionary compression
for unpaired image translation. Proceedings of the 2019 IEEE/CVF International Conference on Computer Vision ( ICCV'19 ),
2019, Oct 27 - Nov 2, Seoul, Republic of Korea. Piscataway,
NJ, USA: IEEE, 2019: 3235 - 3244.
[7] XU D W, TU K J, WANG Y, et al. FCN-engine: Accelerating
deconvolutional layers in classic CNN processors. Proceedings of
the 2018 IEEE/ACM International Conference on Computer-Aided
Design (ICCAD'18), 2018, Nov 5 - 8, San Diego, CA, USA.
Piscataway, NJ, USA: IEEE, 2018: 1 - 6.
[8] YAZDANBAKHSH A, FALAHATI H, WOLFE P J, et al.
GANAX: A unified MIMD-SIMD acceleration for generative
adversarial networks. Proceedings of the ACM/IEEE 45th Annual
International Symposium on Computer Architecture ( ISCA'18 ),
2018, Jun 1 - 6, Los Angeles, CA, USA. Piscataway, NJ, USA:
IEEE, 2018: 650 - 661.
[9] YAZDANBAKHSH A, BRZOZOWSKI M, KHALEGHI B, et al.
FlexiGAN: An end-to-end solution for FPGA acceleration of
generative adversarial networks. Proceedings of the IEEE 26th
Annual International Symposium on Field-Programmable Custom
Computing Machines ( FCCM'18 ), 2018, Apr 29 - May 1,
Boulder, CO, USA. Piscataway, NJ, USA: IEEE, 2018: 65 -
72.
[10] CHANG J W, KANG K W, KANG S J. An energy-efficient
FPGA-based deconvolutional neural networks accelerator for single image super-resolution. IEEE Transactions on Circuits and Systems
for Video Technology, 2020, 30(1): 281 - 295.
[11] ZHANG X Y, DAS S, NEOPANE O, et al. A design methodology
for efficient implementation of deconvolutional neural networks on
an FPGA. arXiv Preprint, ArXiv: 1705. 02583, 2017.
[12] XIE X Y, CHAI M M, DU Z L, et al. A reconfigurable
parallelization of generative adversarial networks based on array
processor. Proceedings of the 2021 Asia-Pacific Signal and
Information Processing Association Annual Summit and Conference
( APSIPA ASC'21 ), 2021, Dec 14 - 17, Tokyo, Japan.
Piscataway, NJ, USA: IEEE, 2021: 127 - 132.
[13] SZEGEDY C, VANHOUCKE V, IOFFE S, et al. Rethinking the
inception architecture for computer vision. Proceedings of the 2016 IEEE Conference on Computer Vision and Pattern Recognition
( CVPR'16 ), 2016, Jun 27 - 30, Las Vegas, NV, USA.
Piscataway, NJ, USA: IEEE, 2016: 2818 - 2826.
[14] HAN S, MAO H Z, DALLY W J. Deep compression:
Compressing deep neural networks with pruning, trained
quantization and huffman coding. Proceedings of the 3rd
International Conference on Learning Representations (ICLR'15),
2015, May 7 - 9, San Diego, CA, USA. 2015: 3 - 7.
[15] XIE X Y, DU Z L, HU C Z, et al. A parallelization method of
inception architecture based on array processor. Proceedings of the 2020 Asia-Pacific Signal and Information Processing Association
Annual Summit and Conference (APSIPA ASC'20), 2020, Dec 7 -
10, Auckland, New Zealand. Piscataway, NJ, USA: IEEE,
2020: 92 - 99.
[16] XIE X Y, JI S T, ZHU Y, et al. Reconfigurable design of
deblocking filter for variable block sizes. High Technology Letters,
2022, 28(1): 40 - 47.
[17] CHANG J W, AHN S, KANG K W, et al. Towards design
methodology of efficient fast algorithms for accelerating generative adversarial networks on FPGAs. Proceedings of the 25th Asia and
South Pacific Design Automation Conference ( ASP-DAC'20 ),
2020, Jan 13 - 16, Beijing, China. Piscataway, NJ, USA:
IEEE, 2020: 283 - 288.
[18] CHANG J W, KANG S J. Optimizing FPGA-based convolutional
neural networks accelerator for image super-resolution. Proceedings
of the 23rd Asia and South Pacific Design Automation Conference
(ASP-DAC'18), 2018, Jan 22 - 25, Jeju, Republic of Korea.
Piscataway, NJ, USA: IEEE, 2018: 343 - 348.
|
