|
1.Chang Z H, Xiao T J, Shi S B. Design of on-chip-debugger and debug system based on JTAG. Computer Engineering and
Applications, 2012, 48(30): 78 -82 (in Chinese)
2.Yu Z G, Wei J H. Design of on-chip SoC debug system based on JTAG interface. Microelectronics & Computer, 2009, 26(5): 5 -
8 (in Chinese)
3. Hopkins A B T, McDonald-Maier K D. Debug support strategy for systems-on-chip with multiple process cores. IEEE Transactions on Computers, 2006, 55(2): 174 -184
4. He Y, Wang T, Wang X A, et al. A low-cost zero-overhead in- circuit debug system design for SoC. Microelectronics & Computer,
2014, 31(3): 89 -93 (in Chinese)
5. Baranowski R, Kochte M A, Wunderlich H J. Fine-grained access management in reconfigurable scan networks. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2015, 34(6): 937 -946
6. Chen F F, Zhou K N. On-chip debug structure design for electronic controllers. Chinese Journal of Electronic Devices,
2018, 41(3): 708 -712 (in Chinese)
7. Shen X H, Liu X S, Zhu Q M. BDM debug system based on S12 micro controller unit. Computer Engineering, 2010, 36 (23):
237 -239 (in Chinese)
8. Fedasyuk D, Chopey R, Knysh B. Architecture of a tool for automated testing the worst-case execution time of real-time
embedded systems’ firmware. Proceedings of the 14th International Conference the Experience of Designing and Application of CAD Systems in Microelectronics (CADSM’17), 2017, Feb 21 - 25, Lviv, Ukraine. Piscataway, NJ, USA: IEEE, 2017: 278 -281
9.Majéric F, Gonzalvo B, Bossuet L. JTAG fault injection attack. IEEE Embedded Systems Letters, 2018, 10(3): 65 -68
10. Yang L, Yu Z G, Wei J H. Design technology of a SIP test debugging system based on JTAG interface. Semiconductor Testing
an Equipment, 2018, 43(4): 316 -320 (in Chinese)
11. Berrima S, Blaquière Y, Savaria Y. Diagnosis algorithms for a reconfigurable and defect tolerant JTAG scan chain in large area
integrated circuits. Integration, the VLSI Journal, 2018, 62: 159 -169
12. Ben Ahmed A, Mosbahi O, Khalgui M, et al. Boundary scan extension for testing distributed reconfigurable hardware systems.
IEEE Transactions on Circuits and Systems I: Regular Papers, 2019, 66(7): 2699 -2708
|
