|
2. RapidIO Trade Association. RapidIO interconnect specification, Part 1: Input/output logical specification, Rev 1.3. 2005
3. Li L Y, Li Z Y, Wang W B. Adaptive iteration for fountain decoding. The Journal of China Universities of Posts and Telecommunications, 2010, 17 (Supplement): 22-25
4. RapidIO Trade Association. RapidIO interconnect specification, Part 6: 1x/4x LP-Serial physical layer specification, Rev 1.3. 2005
5. Xilinx. LogiCORE IP serial RapidIO v5.6 product specification. 2011
6. Liu C, Zhang J X, Wang Y Y. CRC module design of RapidIO controller. Computer Engineering, 2011, 37(15): 238-242 (in Chinese)
7. Henriksson T, Liu D. Implementation of fast CRC calculation. Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC’03), Jan 24, 2003, Kitakyushu, Japan. Piscataway, NJ, USA: IEEE, 2003: 563-564
8. Grymel M, Furber S B. A novel programmable parallel CRC circuit. Very Large Scale Integration (VLSI) Systems, 2011, 19(10): 1898-1902
9. Xun Y. The 32-bit cyclic redundancy check parallel algorithm and hardware implementation. Information Technology, 2007, 31(4): 71-74 (in Chinese)
10. Dravida S. Error control aspects of high speed networks. Proceedings of the 8th Annual Joint Conference of the IEEE Computer and Communications Societies (INFOCOM’92), May 4-8, 1992, Florence, Italy. Los Alamitos, CA, USA: IEEE Computer Society, 1992: 272-281
11. Fuller S. RapidIO: the embedded system interconnect. London, UK: John Wiley & Sons, 2005: 14-106 |
