Topological properties and routing algorithm for semi-diagonal torus networks

doi:10.1016/S1005-8885(10)60105-7

中国邮电高校学报(英文) ›› 2011, Vol. 18 ›› Issue (5): 64-70.doi: 10.1016/S1005-8885(10)60105-7

Topological properties and routing algorithm for semi-diagonal torus networks

王亚刚¹,杜慧敏¹,沈绪榜²

1. 西安邮电学院
2.

收稿日期:2011-03-30 修回日期:2011-05-30 出版日期:2011-10-31 发布日期:2011-10-13
通讯作者: 王亚刚 E-mail: wangyg@xupt.edu.cn
基金资助:
This work was supported by the National Natural Science Foundation of China (60976020).

Topological properties and routing algorithm for semi-diagonal torus networks

School of Computer, Xidian University, Xi’an 710071, China

Received:2011-03-30 Revised:2011-05-30 Online:2011-10-31 Published:2011-10-13
Contact: Ya-Gang WANG E-mail: wangyg@xupt.edu.cn
Supported by:
This work was supported by the National Natural Science Foundation of China (60976020).

摘要/Abstract

摘要：

To improve the scalability and reduce the implementation complexity of Mesh and Mesh-like networks, the semi-diagonal Torus (SD-Torus) network, a regular and symmetrical interconnection network is proposed. The SD-Torus network is a combination of a typical 2D-Torus network with two extra diagonal links from northwest to southeast direction for each node. The topological properties of SD-Torus networks are discussed, and a load balanced routing algorithm for SD-Torus is presented. System-C based simulation result shows that, compared with diagonal Mesh (DMesh), diagonal Torus (DTorus) and XMesh networks, the SD-Torus network can achieve high performance with a lower network cost. It makes the SD-Torus network a powerful candidate for the high performance interconnection networks.

关键词:

interconnection networks, routing algorithm, load balance, SD-Torus networks, direct networks

Abstract:

Key words:

interconnection networks, routing algorithm, load balance, SD-Torus networks, direct networks

中图分类号:

参考文献

1. Dally W J, Towles B. Principles and practices of interconnection networks. San Francisco, CA, USA: Morgan Kaufmann, 2004

2. Bjerregaard T, Mahadevan S. A survey of research and practices of network-on-chip. ACM Computing Surveys, 2006, 38(1): 1-51

3. Tang K W, Padubidri S A. Diagonal and toroidal mesh networks. IEEE Transactions on Computers, 1994, 43(7): 815-826

4. Ogras U Y, Marculescu R. It's a small world after all: NoC performance optimization via long-range link insertion. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2006, 14(7): 693-706

5. Kim J, Park D, Theocharides T, et al. A low latency router supporting adaptivity for on-chip interconnects. Proceedings of the 42nd Design Automation Conference (DAC’05), Jun 13-17, 2005, Anaheim, CA, USA. Piscataway, NJ, USA: IEEE, 2005: 559-564

6. Michelogiannakis G, Dally W J. Router designs for elastic buffer on-chip networks. Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis (SC’09), Nov 14-20, 2009, Portland, OR, USA. New York, NY, USA: ACM, 2009: 10p

7. Duato J, Yalamanchili S, Ni L M. Interconnection networks: an engineering approach. San Francisco, CA, USA: Morgan Kaufmann, 2003

8. Ouyang Y M, Zhu B, Liang H G, et al. Networks on chip based on diagonal interlinked mesh topology structure. Computer Engineering, 2009, 35(22): 100-102 (in Chinese)

9. Zhu X J, Hu W W, Ma K, et al. XMesh: a mesh-like topology for network on chip. Journal of Software, 2007, 18(9): 2194-2204 (in Chinese)

10. Wang Y G, Du H M, Shen X B. Virtual channel load-balanced routing algorithm for torus networks. The Journal of China Universities of Posts and Telecommunications, 2011, 18(1): 70-76

Topological properties and routing algorithm for semi-diagonal torus networks

Topological properties and routing algorithm for semi-diagonal torus networks

可视化

被引次数

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 0

编辑推荐

Metrics

本文评价