PPAA: a parallel primitive assembly accelerator in graphics processor

doi:10.19682/j.cnki.1005-8885.2020.1008

中国邮电高校学报(英文) ›› 2020, Vol. 27 ›› Issue (2): 65-71.doi: 10.19682/j.cnki.1005-8885.2020.1008

PPAA: a parallel primitive assembly accelerator in graphics processor

Deng Junyong, Xie Xiaoyan, Liu Yang, Tian Pu

1. School of Electronic Engineering, Xi'an University of Posts and Telecommunications, Xi'an 710121, China
2. School of Computer, Xi'an University of Posts and Telecommunications, Xi'an 710121, China

收稿日期:2018-08-20 修回日期:2020-05-10 出版日期:2020-04-30 发布日期:2020-07-07
通讯作者: Deng Junyong, E-mail: djy@xupt.edu.cn E-mail:djy@xupt.edu.cn
作者简介:Deng Junyong, E-mail: djy@xupt.edu.cn
基金资助:
This work was supported by National Natural Science Foundation of China (61834005, 61772417, 61602377, 61802304, 61874087), Shaanxi International Science and Technology Cooperation Program (2018KW-006), Shaanxi Province Co-ordination Innovation Project of Science and Technology (2016KTZDGY02-04-02), Shaanxi Provincial Key R&D Plan (2017GY-060).

PPAA: a parallel primitive assembly accelerator in graphics processor

Deng Junyong, Xie Xiaoyan, Liu Yang, Tian Pu

1. School of Electronic Engineering, Xi'an University of Posts and Telecommunications, Xi'an 710121, China
2. School of Computer, Xi'an University of Posts and Telecommunications, Xi'an 710121, China

Received:2018-08-20 Revised:2020-05-10 Online:2020-04-30 Published:2020-07-07
Contact: Deng Junyong, E-mail: djy@xupt.edu.cn E-mail:djy@xupt.edu.cn
About author:Deng Junyong, E-mail: djy@xupt.edu.cn
Supported by:
This work was supported by National Natural Science Foundation of China (61834005, 61772417, 61602377, 61802304, 61874087), Shaanxi International Science and Technology Cooperation Program (2018KW-006), Shaanxi Province Co-ordination Innovation Project of Science and Technology (2016KTZDGY02-04-02), Shaanxi Provincial Key R&D Plan (2017GY-060).

摘要/Abstract

摘要： Primitive assembly is an inevitable procedure of graphics rendering which performs the objects preparation for the following steps, however, the conventional approaches suffer from some issues, such as the missing of surface attribute, mismatch of color mode for clipped primitives, and performance bottleneck of rendering pipeline. This paper takes all these issues into considerations, and proposes a parallel primitive assembly accelerator (PPAA) which can solve not only the functional problems but also improve the shading performance. The register transfer level (RTL) circuit is designed and the detailed approach is presented. The prototype systems are implemented on Xilinx field programmable gate array (FPGA) XC6VLX550T and Altera FPGA EP2C70F896C6. The experimental results show that PPAA can accomplish the assembly tasks correctly and with higher performance of 1.5x and 2.5x of two previous implementations. For the most frequently independent primitives, the PPAA can efficiently enhance the throughput by squeezing out the pipeline bubbles and by balancing the pipeline stages.

关键词:

primitive assembly, parallel accelerator, primitive characteristics, graphics processor

Abstract: Primitive assembly is an inevitable procedure of graphics rendering which performs the objects preparation for the following steps, however, the conventional approaches suffer from some issues, such as the missing of surface attribute, mismatch of color mode for clipped primitives, and performance bottleneck of rendering pipeline. This paper takes all these issues into considerations, and proposes a parallel primitive assembly accelerator (PPAA) which can solve not only the functional problems but also improve the shading performance. The register transfer level (RTL) circuit is designed and the detailed approach is presented. The prototype systems are implemented on Xilinx field programmable gate array (FPGA) XC6VLX550T and Altera FPGA EP2C70F896C6. The experimental results show that PPAA can accomplish the assembly tasks correctly and with higher performance of 1.5x and 2.5x of two previous implementations. For the most frequently independent primitives, the PPAA can efficiently enhance the throughput by squeezing out the pipeline bubbles and by balancing the pipeline stages.

Key words:

primitive assembly, parallel accelerator, primitive characteristics, graphics processor

Deng Junyong, Xie Xiaoyan, Liu Yang, Tian Pu. PPAA: a parallel primitive assembly accelerator in graphics processor[J]. The Journal of China Universities of Posts and Telecommunications, 2020, 27(2): 65-71.

参考文献

References
1. Park S I, Cao Y, Watson L T, et al. Performance analysis of a novel GPU computation-to-core mapping scheme for robust facet image modeling. Journal of Real-Time Image Processing, 2015, 10(3): 485 -500
2. Merrill D, Garland M, Grimshaw A. High-performance and scalable GPU graph traversal. ACM Transactions on Parallel Computing, 2015, 1(2): 14p
3. Du Y, Jiao G, Yu C, et al. Graphics processor with arithmetic and elementary function units: US Patent 20, 150, 022, 534. 2015-01-22
4. Shen X B, Sun L. The unification research for computing paradigm. Chinese Journal of Computers, 2014, 37(7): 1435 -1444
5. Mittal S, Vetter J S. A survey of methods for analyzing and improving GPU energy efficiency. ACM Computing Surveys (CSUR), 2015, 47(2): 19p
6. Kessenich J, Graham S, Dave S. OpenGL programming guide: the official guide to learning OpenGL, version 4. 5 with SPIR-V. Addison-Wesley Professional, 2016
7. Graphics system: a specification (version 4.6) (core profile). The Khronos Group Inc. Retrieved Oct 22, 2019
8. Deng J Y, Li T, Jiang L, et al. Design and implementation of graphics accelerator oriented to OpenGL. Journal of Xidian University, 2015, 42(6): 124 -130
9. Cheng S. Design and implementation of primitive assembly and basic function evaluator in GPU. Xi'an University of Posts and Telecommunications, 2013, 4
10. Deng J Y, Li T, Jiang L, et al. The design of a multiprocessor interactive GPU MIGPU-9. Journal of Computer-Aided Design and Computer Graphics, 2014, 26(9): 1468 -1478
11. Deng J Y, Tao L I, Lin J, et al. Design and optimization for multiprocessor interactive GPU. The Journal of China Universities of Posts and Telecommunications, 2014, 21(3): 85 -97
12. Michael G L, Huang P, Anthony S R. Vertex assembly buffer and primitive launch buffer. United States Patent: US 6, 816, 161 B2, Nov 9, 2004
13. Shen X B. Evolution of MPP SoC architecture techniques. Science in China Series F: Information Sciences, 2008, 51(6): 756 -764
14. Tomas A, Eric H, Naty H. Real-time rendering (third edition). Massachusetts: Alice and Klaus Peters, Ltd, 2008: 11 -29

PPAA: a parallel primitive assembly accelerator in graphics processor

PPAA: a parallel primitive assembly accelerator in graphics processor

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 0

编辑推荐

Metrics

本文评价