Improvement of CRC receiving controller for serial RapidIO

doi:10.1016/S1005-8885(13)60034-5

Acta Metallurgica Sinica(English letters)

Improvement of CRC receiving controller for serial RapidIO

吴峰锋,贾嵩,王源,张大成

北京大学

收稿日期:2012-08-21 修回日期:2013-01-18 出版日期:2013-04-30 发布日期:2013-04-26
通讯作者: 吴峰锋 E-mail:wuff@pku.edu.cn
基金资助:
This work was supported by the Special Funds for Major State Basic Research Projects (2010CB934200).

Improvement of CRC receiving controller for serial RapidIO

Received:2012-08-21 Revised:2013-01-18 Online:2013-04-30 Published:2013-04-26
Contact: Feng-Feng Wu E-mail:wuff@pku.edu.cn
Supported by:
This work was supported by the Special Funds for Major State Basic Research Projects (2010CB934200).

摘要/Abstract

摘要：

Serial RapidIO (SRIO) is an emerging high-performance interconnection technology for embedded systems. Protections for SRIO packets are provided by the cyclic redundancy check (CRC). In this paper, an improved CRC receiving controller with 64-bit internal data width is proposed. Equivalent judgment logics are adopted in the aims of reducing the number of CRC generators. The resource consumption and power dissipation can be saved meanwhile the frequency requirement can still be met. By comparison to conventional structures, the proposed scheme can achieve better performances. Therefore, this improved receiving controller is considered applicable in high-performance SRIO interconnections.

关键词:

SRIO, CRC, judgment logic, embedded interconnection

Abstract:

Key words:

SRIO, CRC, judgment logic, embedded interconnection

中图分类号:

参考文献

1. Zhang Y, Wang Y, Zhang P. Research on physical layer traffic management schemes in serial RapidIO interconnect. The Journal of China Universities of Posts and Telecommunications, 2011, 18(1): 64-69

2. RapidIO Trade Association. RapidIO interconnect specification, Part 1: Input/output logical specification, Rev 1.3. 2005

3. Li L Y, Li Z Y, Wang W B. Adaptive iteration for fountain decoding. The Journal of China Universities of Posts and Telecommunications, 2010, 17 (Supplement): 22-25

4. RapidIO Trade Association. RapidIO interconnect specification, Part 6: 1x/4x LP-Serial physical layer specification, Rev 1.3. 2005

5. Xilinx. LogiCORE IP serial RapidIO v5.6 product specification. 2011

6. Liu C, Zhang J X, Wang Y Y. CRC module design of RapidIO controller. Computer Engineering, 2011, 37(15): 238-242 (in Chinese)

7. Henriksson T, Liu D. Implementation of fast CRC calculation. Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC’03), Jan 24, 2003, Kitakyushu, Japan. Piscataway, NJ, USA: IEEE, 2003: 563-564

8. Grymel M, Furber S B. A novel programmable parallel CRC circuit. Very Large Scale Integration (VLSI) Systems, 2011, 19(10): 1898-1902

9. Xun Y. The 32-bit cyclic redundancy check parallel algorithm and hardware implementation. Information Technology, 2007, 31(4): 71-74 (in Chinese)

10. Dravida S. Error control aspects of high speed networks. Proceedings of the 8th Annual Joint Conference of the IEEE Computer and Communications Societies (INFOCOM’92), May 4-8, 1992, Florence, Italy. Los Alamitos, CA, USA: IEEE Computer Society, 1992: 272-281

11. Fuller S. RapidIO: the embedded system interconnect. London, UK: John Wiley & Sons, 2005: 14-106

Improvement of CRC receiving controller for serial RapidIO

Improvement of CRC receiving controller for serial RapidIO

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 0

编辑推荐

Metrics

本文评价