3. Hernes B, Briskemyr A, Andersen T N, et al. A 1.2V 220 MS/s 10b pipeline ADC implemented in 0.13 μm digital CMOS. Proceedings of the IEEE International Solid-State Circuits Conference, Digest of Technical Papers (ISSCC’04): Vol 1,Feb 19, 2004,San Francisco, CA, USA. Piscataway, NJ, USA: IEEE, 2004: 256-257
5. Chen C, Yuan J R. A 10-bit 500-MS/s 124-mW subranging folding ADC in 0.13 μm CMOS. Proceedings of the International Symposium on Circuits and Systems (ISCAS’07), May 27-30, 2007, New Orleans, LA, USA. New York, NY, USA: IEEE, 2007: 1709-1712
6. Baringer C, Jensen J F, Burns L, et al. 3-bit, 8GSPS flash ADC. Proceedings of the 8th International Conference on Indium Phosphide and Related Materials (IPRM’96), Apr 21-25, 1996,Schwäbisch Gmünd, Germany. Piscataway, NJ, USA: IEEE, 1996: 64-67
7. Cheng W, Ali W, Choi M J, et al. A 3b 40GS/s ADC-DAC in 0.12 μm SiGe. Proceedings of the IEEE International Solid-State Circuits Conference, Digest of Technical Papers (ISSCC’04): Vol 1,Feb 19, 2004,San Francisco, CA, USA. Piscataway, NJ, USA: IEEE, 2004: 262-263
8. Zing M G, Berroth M, Gerhardt E, et al. High speed ADC building blocks in 90 nm CMOS. Proceedings of the 4th Joint Symposium on Opto- and Microelectronic Devices and Circuits (SODC’06), Sep 2-8, 2006, Duisburg, Germany. 2006: 4p
9. Kertis R A, Humble J S, Daun-Lindberg M A, et al. A 20 GS/s 5-Bit SiGe BiCMOS dual-Nyquist flash ADC with sampling capability up to 35 GS/s featuring offset corrected exclusive-or comparators. IEEE Journal of Solid-State Circuits, 2009, 44 (9): 2295-2311
10. Le B, Rondeau T W, Reed J H, et al. Analog-to-digital converters. IEEE Signal Processing Magazine, 2005, 22 (6): 69-77
11. Black W C, Hodges D A, Time interleaved converter arrays. IEEE Journal of Solid-State Circuits, 1980, 15 (6): 1022-1029
12. Vogel C. The impact of combined channel mismatch effects in time-interleaved ADCs. IEEE Transactions on Instrumentation and Measurement, 2005, 54(1): 415-427
13. Jenq Y C. Digital spectra of nonuniformly sampled signals: theories and applications-Measuring clock/aperture jitter of an A/D system. IEEE Transactions on Instrumentation and Measurement, 1990, 39(6): 969-971
14. Dyer K C, Fu D, Lewis S H, et al. An analog background calibration technique for time-interleaved analog-to-digital converters. IEEE Journal of Solid-State Circuits, 1998, 33 (12): 1912-1919
15. Fu D, Dyer K C, Lewis S H, et al. A digital background calibration technique for time-interleaved analog-to-digital converters. IEEE Journal of Solid-State Circuits, 1998, 33 (12): 1904-1911
16. Jamal S M, Fu D, Chang N C J, et al. A 10-b 120-Msample/s time-interleaved analog-to-digital converter with digital background calibration. IEEE Journal of Solid-State Circuits, 2002, 37 (12): 1618-1627
17. Anderson C R, Venkatesh S, Ibrahim J E, et al. Analysis and implementation of a time-interleaved ADC array for a software defined UWB receiver. IEEE Transactions on Vehicular Technology, 2009, 58 (8): 4046-4063
18. Velazquez S R, Nguyen T Q, Broadstone S R. Design of hybrid filter banks for analog/digital conversion. IEEE Transactions on Signal Processing, 1998, 46 (4): 956-967
19. Feng L, Namgoong W. An oversampled channelized UWB receiver with transmitted reference modulation. IEEE Transactions on Wireless Communications, 2006, 5 (6): 1497-1505
20. Hoyos S, Sadler B M. Ultra-wideband analog-to-digital conversion via signal expansion. IEEE Transactions on Vehicular Technology, 2005, 54 (5): 1609-1622
21. Kirolos S, Laska J, Wakin M, et al. Analog-to-information conversion via random demodulation. Proceedings of the 5th IEEE Dallas Circuits and Systems Workshop: Design, Application, Integration and Software (DCAS’06), Oct 29-30, 2006, Dallas, TX, USA. Piscataway, NJ, USA: IEEE, 2006: 4p
22. Candès E, Romberg J, Tao T. Robust uncertainty principles: Exact signal reconstruction from highly incomplete frequency information. IEEE Transactions on Information Theory, 2006, 52 (2): 489-509
23. Donoho D L. Compressed sensing. IEEE Transactions on Information Theory, 2006, 52 (4): 1289-1306
24. Shi G M, Lin J, Chen X Y, et al. UWB echo signal detection with ultra-low rate sampling based on compressed sensing. IEEE Transactions on Circuits and Systems–II: Express Briefs, 2008, 55 (4): 379-383.
25. Vetterli M, Marziliano P, Blu T. Sampling signals with finite rate of innovation. IEEE Transactions on Signal Processing, 2002, 50 (6): 1417-1428
26. Mishali M, Eldar Y C, Tropp J A. Efficient sampling of sparse wideband analog signals. Proceedings of the IEEE 25th Convention of Electrical and Electronics Engineers in Israel (IEEEI’08), Dec 3-5, 2008,Eilat,Israel. Piscataway, NJ, USA: IEEE, 2008: 290-294
27. Shi G M, Liu Z, Chen X Y, et al. A parallel sampling scheme for ultra-wideband signal based on the random projection. Proceedings of the International Symposium on Circuits and Systems (ISCAS’08), May 18-21, 2008, Seattle, WA, USA. New York, NY, USA: IEEE, 2008: 2246-2249
28. Cline A K, Moler C B, Stewart G W, et al. An estimate for the condition number of a matrix. SIAM Journal on Numerical Analysis, 1979, 16 (2): 368-375
29. Win M Z, Scholtz R A. Ultra-wide bandwidth time-hopping spread-spectrum impulse radio for wireless multiple-access communications. IEEE Transactions on Communications, 2000, 48 (4): 679-691
30. Ge L J, Zhu L, Yuan X F, et al. Understanding ultra wide band radio fundamentals. Beijing, China: Publishing House of Electronics Industry, 2005 (in Chinese)
31. Corrigan T. ADG9xx wideband CMOS switches: Frequently asked questions. Application Note, AN-0952. Norwood, MA, USA: Analog Devices, 2008
33. Knapp H, Wurzer M, Perndl W, et al. 100−Gb/s 27-1 and 54−Gb/s 211−1 PRBS generators in SiGe bipolar technology. IEEE Journal of Solid-State Circuits, 2005, 40 (10): 2118-2125
34. Giles C R, Kahn J M. 1 Gbit/s integrate-and-dump filter for digital communication systems. Electronics Letters, 1989, 25 (3): 212-214
|