|
1. Dally W J, Towles B. Principles and practices of interconnection networks. San Francisco, CA, USA: Morgan Kaufmann, 2004
2. Bjerregaard T, Mahadevan S. A survey of research and practices of network-on-chip. ACM Computing Surveys, 2006, 38(1): 1-51
3. Tang K W, Padubidri S A. Diagonal and toroidal mesh networks. IEEE Transactions on Computers, 1994, 43(7): 815-826
4. Ogras U Y, Marculescu R. It's a small world after all: NoC performance optimization via long-range link insertion. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2006, 14(7): 693-706
5. Kim J, Park D, Theocharides T, et al. A low latency router supporting adaptivity for on-chip interconnects. Proceedings of the 42nd Design Automation Conference (DAC’05), Jun 13-17, 2005, Anaheim, CA, USA. Piscataway, NJ, USA: IEEE, 2005: 559-564
6. Michelogiannakis G, Dally W J. Router designs for elastic buffer on-chip networks. Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis (SC’09), Nov 14-20, 2009, Portland, OR, USA. New York, NY, USA: ACM, 2009: 10p
7. Duato J, Yalamanchili S, Ni L M. Interconnection networks: an engineering approach. San Francisco, CA, USA: Morgan Kaufmann, 2003
8. Ouyang Y M, Zhu B, Liang H G, et al. Networks on chip based on diagonal interlinked mesh topology structure. Computer Engineering, 2009, 35(22): 100-102 (in Chinese)
9. Zhu X J, Hu W W, Ma K, et al. XMesh: a mesh-like topology for network on chip. Journal of Software, 2007, 18(9): 2194-2204 (in Chinese)
10. Wang Y G, Du H M, Shen X B. Virtual channel load-balanced routing algorithm for torus networks. The Journal of China Universities of Posts and Telecommunications, 2011, 18(1): 70-76 |
