1. Yoo H, Woo J, Sohn J, et al. Mobile 3D Graphics SoC : From algorithm to chip. New York, NY, USA: Wiley-IEEE Press, 2010: 352.
2. Chu S L, Hsiao C C, Chen C Y. A dual-mode unified shader with frame-based dynamic precision adjustment for mobile GPUs. Proceedings of the IFIP 9th International Conference on Embedded and Ubiquitous Computing, Oct 24-26, 2011, Melbourne, Australia. Piscataway, NJ, USA: IEEE, 2011: 158-165.
3. Yoo J J, Lee J, Krishnadasan S, et al. Tile-based path rendering for mobile device. Proceedings of the SIGGRAPH Asia 2015 Mobile Graphics and Interactive Applications (SA’15), Nov 2-6, 2015, Kobe, Japan. New York, NY, USA: ACM, 2015: Article5.
4. Woo R, Choi S, Sohn J H, et al. A 210mW graphics LSI implementing full 3D pipeline with 264Mtexels/s texturing for mobile multimedia applications. Digest of Technical Papers of the 2003 IEEE International Solid-State Circuits Conference (ISSCC'03): Vol 1, Feb 9-13, 2003, San Francisco, CA, USA. Piscataway, NJ, USA: IEEE, 2003: 44.
5. Nam B G, Lee J, Kim K, et al. A 52.4 mW 3D graphics processor with 141 Mvertices/s vertex shader and three power domains of dynamic voltage and frequency scaling. Digest of Technical Papers of the 2007 IEEE International Solid-State Circuits Conference (ISSCC'07), Feb 11-15, 2007, San Francisco, CA, USA. Piscataway, NJ, USA: IEEE, 2007: 278.
6. Yoo J J, Krishnadasan S, Brothers J, et al. Path rendering for high resolution mobile device. Proceedings of the SIGGRAPH Asia Mobile Graphics and Interactive Applications (SA’14), Dec 3-6, 2014, Shenzhen, China. New York, NY, USA: ACM, 2014: Article 13.
7. del Barrio V M, Gonzalez C, Roca J, et al. A single (unified) shader GPU microarchitecture for embedded systems. Proceedings of the 1st International Conference on High Performance Embedded Architectures and Compilers (HiPEAC’05), Nov 17-18, 2005, Barcelona, Spain. LNCS 3793. Berlin, Germany: Springer-Verlag, 2005: 286-301.
8. Deng J Y, LI T, Jiang L, et al. Design and optimization for multiprocessor interactive GPU. The Journal of China Universities of Posts and Telecommunications, 2014, 21(3): 85-97.
9. Cant R J, Shrubsole P A. Texture potential MIP mapping, a new high-quality texture antialiasing algorithm. ACM Transactions on Graphics, 2000, 19(3): 164-184.
10. Deng J Y, LI T, Jiang L, et al. Design and implementation of graphics accelerator for OpenGL. Journal of Xidian University: Natural Science, 2015, 42(6): 124-130 (in Chinese).
11. Tian R J, Jiang L, Deng J Y, et al. Design and implementation of reconfigurable viewport transformation unit in embedded GPU. Journal of Chinese Computer Systems, 2018, 39(5): 1074-1078 (in Chinese).