1.    Andrews K, Divsalar D, Dolinar S, et al. Design and standardization of low-density parity-check codes for space applications. Proceedings of the SpaceOps 2008 Conferences (Hosted and Organized by ESA and EUMETSAT in Association with AIAA), May 12-16, 2008, Heidelberg, Germany. Reston, VA, USA: AIAA (American Institute of Aeronautics and Astronautics), 2008: 3211-3222

  2.    Andrews K, Dolinar S, Divsalar D, et al. Design of low-density parity-check (LDPC) codes for deep-space applications. The Interplanetary Network (JPN) Progress Report 42-159. Pasadena, CA, USA: Jet Propulsion Laboratory (JPL), NASA, 2004

  3.    Andrews K S, Divsalar D, Dolinar S, et al. The development of turbo and LDPC codes for deep space applications. Proceedings of the IEEE, 2007, 95(11): 2142-2156

  4.    Zhao W H, Long J P. Implementing the NASA deep space LDPC codes for defense applications. Proceedings of the 2003 Military Communications Conference (MILCOM’03), Oct 13-16, 2003, Boston, MA, USA. Piscataway, NJ, USA: I EEE, 2013: 803-808

  5.    Divsalar D, Dolinar S, Thorpe J. Accumulate-repeat-accumulate-accumulate codes. Proceedings of the 60th Vehicular Technology Conference (VTC-Fall’04): Vol 3, Sept 26-29, 2004, Los Angeles, CA, USA. Piscataway, NJ, USA: IEEE, 2004: 2292-2296

  6.    CCSDS 131.1-O-2. Low density parity check codes for use in near-earth and deep space. Research and Development for Space Data System Standards, 2007

  7.    Blanksby A J, Howland C J. A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder. IEEE Journal of Solid-State Circuits, 2002, 37(3): 404-412

  8.    Zhang Z Y, Anantharam V, Wainwright M J, et al. An efficient 10GBASE-T Ethernet LDPC decoder design with low error floors. IEEE Journal of Solid-State Circuits, 2010, 45(4): 843-855

  9.    Schlegel C, Gaudet V. Hardware implementation challenges of modern error control decoders. Proceedings of the 2011 IEEE International Symposium on Circuits and Systems (ISCAS’11), May 15-18, 2011, Rio de Janeiro, Brazil. Piscataway, NJ, USA: IEEE, 2011: 1788-1791

10.    Roth C, Cevrero A, Studer C, et al. Area, throughput, and energy-efficiency trade-offs in the VLSI implementation of LDPC decoders. Proceedings of the 2011 IEEE International Symposium on Circuits and Systems (ISCAS’11), May 15-18, 2011, Rio de Janeiro, Brazil. Piscataway, NJ, USA: IEEE, 2011: 1772-1775

11.    Hagenauer J, Winklhofer M. The analog decoder. Proceedings of the 1998 IEEE International Symposium on Information Theory (ISIT’98), Aug 16-21, 1998, Cambridge, MA, USA. Piscataway, NJ, USA: IEEE, 1998: 145

12.    Loeliger H A, Tarkoy F, Lustenberger F, et al. Decoding in analog VLSI. IEEE Communications Magazine, 1999, 37(4): 99-101

13.    Gaudet V, Gulak G. A 13.3-Mb/s 0.35-μm CMOS analog turbo decoder IC with a configurable interleaver. IEEE Journal of Solid-State Circuits, 2003, 38(11): 2010-2015

14.    Vogrig D, Gerosa A, Neviani A, et al. A 0.35-μm CMOS analog turbo decoder for the 40-bit rate 1/3 UMTS channel code. IEEE Journal of Solid-State Circuits, 2005, 40(3): 753-762

15.    Hemati S, Banihashemi A, Plett C. A 0.18-μm CMOS analog min-sum iterative decoder for a (32,8) low-density parity-check (LDPC) code. IEEE Journal of Solid-State Circuits, 2006, 41(11): 2531-2540

16.    Gu M, Chakrabartty S. A 100 pJ/bit, (32, 8) CMOS analog low-density parity-check decoder based on margin propagation. IEEE Journal of Solid-State Circuits, 2011, 46(6): 1433-1442

17.    Abolfazli A R, Shayan Y R, Cowan G E R. 750 Mb/s 17 pJ/b 90 nm CMOS (120,75) TS-LDPC min-sum based analog decoder. Proceedings of the 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC’13), Nov 11-13, 2013, Singapore. Piscataway, NJ, USA: IEEE, 2013: 181-184